OSDN Git Service
(root)
/
tomoyo
/
tomoyo-test1.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
533925c
)
RISC-V: Document that V registers are clobbered on syscalls
author
Palmer Dabbelt
<palmer@rivosinc.com>
Mon, 19 Jun 2023 19:01:43 +0000
(12:01 -0700)
committer
Palmer Dabbelt
<palmer@rivosinc.com>
Sat, 1 Jul 2023 14:38:16 +0000
(07:38 -0700)
This is included in the ISA manual, but it's pretty common for bits of
the ISA manual that are actually ABI to change. So let's document it
explicitly.
Reviewed-by: Björn Töpel <bjorn@rivosinc.com>
Link:
https://lore.kernel.org/r/20230619190142.26498-1-palmer@rivosinc.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Documentation/riscv/vector.rst
patch
|
blob
|
history
diff --git
a/Documentation/riscv/vector.rst
b/Documentation/riscv/vector.rst
index
48f189d
..
165b7ed
100644
(file)
--- a/
Documentation/riscv/vector.rst
+++ b/
Documentation/riscv/vector.rst
@@
-130,3
+130,11
@@
processes in form of sysctl knob:
Modifying the system default enablement status does not affect the enablement
status of any existing process of thread that do not make an execve() call.
+
+3. Vector Register State Across System Calls
+---------------------------------------------
+
+As indicated by version 1.0 of the V extension [1], vector registers are
+clobbered by system calls.
+
+1: https://github.com/riscv/riscv-v-spec/blob/master/calling-convention.adoc