1 /* Definitions of target machine for GNU compiler. MIPS version.
2 Copyright (C) 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998
3 1999, 2000, 2001, 2002, 2003, 2004, 2005 Free Software Foundation, Inc.
4 Contributed by A. Lichnewsky (lich@inria.inria.fr).
5 Changed by Michael Meissner (meissner@osf.org).
6 64-bit r4000 support by Ian Lance Taylor (ian@cygnus.com) and
7 Brendan Eich (brendan@microunity.com).
9 This file is part of GCC.
11 GCC is free software; you can redistribute it and/or modify
12 it under the terms of the GNU General Public License as published by
13 the Free Software Foundation; either version 2, or (at your option)
16 GCC is distributed in the hope that it will be useful,
17 but WITHOUT ANY WARRANTY; without even the implied warranty of
18 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 GNU General Public License for more details.
21 You should have received a copy of the GNU General Public License
22 along with GCC; see the file COPYING. If not, write to
23 the Free Software Foundation, 51 Franklin Street, Fifth Floor,
24 Boston, MA 02110-1301, USA. */
27 #include "config/vxworks-dummy.h"
29 /* MIPS external variables defined in mips.c. */
31 /* Which processor to schedule for. Since there is no difference between
32 a R2000 and R3000 in terms of the scheduler, we collapse them into
33 just an R3000. The elements of the enumeration must match exactly
34 the cpu attribute in the mips.md machine description. */
73 /* Costs of various operations on the different architectures. */
75 struct mips_rtx_cost_data
77 unsigned short fp_add;
78 unsigned short fp_mult_sf;
79 unsigned short fp_mult_df;
80 unsigned short fp_div_sf;
81 unsigned short fp_div_df;
82 unsigned short int_mult_si;
83 unsigned short int_mult_di;
84 unsigned short int_div_si;
85 unsigned short int_div_di;
86 unsigned short branch_cost;
87 unsigned short memory_latency;
90 /* Which ABI to use. ABI_32 (original 32, or o32), ABI_N32 (n32),
91 ABI_64 (n64) are all defined by SGI. ABI_O64 is o32 extended
92 to work on a 64-bit machine. */
100 /* Information about one recognized processor. Defined here for the
101 benefit of TARGET_CPU_CPP_BUILTINS. */
102 struct mips_cpu_info {
103 /* The 'canonical' name of the processor as far as GCC is concerned.
104 It's typically a manufacturer's prefix followed by a numerical
105 designation. It should be lowercase. */
108 /* The internal processor number that most closely matches this
109 entry. Several processors can have the same value, if there's no
110 difference between them from GCC's point of view. */
111 enum processor_type cpu;
113 /* The ISA level that the processor implements. */
117 #ifndef USED_FOR_TARGET
118 extern char mips_print_operand_punct[256]; /* print_operand punctuation chars */
119 extern const char *current_function_file; /* filename current function is in */
120 extern int num_source_filenames; /* current .file # */
121 extern int mips_section_threshold; /* # bytes of data/sdata cutoff */
122 extern int sym_lineno; /* sgi next label # for each stmt */
123 extern int set_noreorder; /* # of nested .set noreorder's */
124 extern int set_nomacro; /* # of nested .set nomacro's */
125 extern int set_noat; /* # of nested .set noat's */
126 extern int set_volatile; /* # of nested .set volatile's */
127 extern int mips_branch_likely; /* emit 'l' after br (branch likely) */
128 extern int mips_dbx_regno[]; /* Map register # to debug register # */
129 extern bool mips_split_p[];
130 extern GTY(()) rtx cmp_operands[2];
131 extern enum processor_type mips_arch; /* which cpu to codegen for */
132 extern enum processor_type mips_tune; /* which cpu to schedule for */
133 extern int mips_isa; /* architectural level */
134 extern int mips_abi; /* which ABI to use */
135 extern int mips16_hard_float; /* mips16 without -msoft-float */
136 extern const struct mips_cpu_info mips_cpu_info_table[];
137 extern const struct mips_cpu_info *mips_arch_info;
138 extern const struct mips_cpu_info *mips_tune_info;
139 extern const struct mips_rtx_cost_data *mips_cost;
142 /* Macros to silence warnings about numbers being signed in traditional
143 C and unsigned in ISO C when compiled on 32-bit hosts. */
145 #define BITMASK_HIGH (((unsigned long)1) << 31) /* 0x80000000 */
146 #define BITMASK_UPPER16 ((unsigned long)0xffff << 16) /* 0xffff0000 */
147 #define BITMASK_LOWER16 ((unsigned long)0xffff) /* 0x0000ffff */
150 /* Run-time compilation parameters selecting different hardware subsets. */
152 /* True if we are generating position-independent VxWorks RTP code. */
153 #define TARGET_RTP_PIC (TARGET_VXWORKS_RTP && flag_pic)
155 /* True if the call patterns should be split into a jalr followed by
156 an instruction to restore $gp. It is only safe to split the load
157 from the call when every use of $gp is explicit. */
159 #define TARGET_SPLIT_CALLS \
160 (TARGET_EXPLICIT_RELOCS && TARGET_CALL_CLOBBERED_GP)
162 /* True if we're generating a form of -mabicalls in which we can use
163 operators like %hi and %lo to refer to locally-binding symbols.
164 We can only do this for -mno-shared, and only then if we can use
165 relocation operations instead of assembly macros. It isn't really
166 worth using absolute sequences for 64-bit symbols because GOT
167 accesses are so much shorter. */
169 #define TARGET_ABSOLUTE_ABICALLS \
172 && TARGET_EXPLICIT_RELOCS \
173 && !ABI_HAS_64BIT_SYMBOLS)
175 /* True if we can optimize sibling calls. For simplicity, we only
176 handle cases in which call_insn_operand will reject invalid
177 sibcall addresses. There are two cases in which this isn't true:
179 - TARGET_MIPS16. call_insn_operand accepts constant addresses
180 but there is no direct jump instruction. It isn't worth
181 using sibling calls in this case anyway; they would usually
182 be longer than normal calls.
184 - TARGET_USE_GOT && !TARGET_EXPLICIT_RELOCS. call_insn_operand
185 accepts global constants, but all sibcalls must be indirect. */
186 #define TARGET_SIBCALLS \
187 (!TARGET_MIPS16 && (!TARGET_USE_GOT || TARGET_EXPLICIT_RELOCS))
189 /* True if we need to use a global offset table to access some symbols. */
190 #define TARGET_USE_GOT (TARGET_ABICALLS || TARGET_RTP_PIC)
192 /* True if TARGET_USE_GOT and if $gp is a call-clobbered register. */
193 #define TARGET_CALL_CLOBBERED_GP (TARGET_ABICALLS && TARGET_OLDABI)
195 /* True if TARGET_USE_GOT and if $gp is a call-saved register. */
196 #define TARGET_CALL_SAVED_GP (TARGET_USE_GOT && !TARGET_CALL_CLOBBERED_GP)
198 /* True if indirect calls must use register class PIC_FN_ADDR_REG.
199 This is true for both the PIC and non-PIC VxWorks RTP modes. */
200 #define TARGET_USE_PIC_FN_ADDR_REG (TARGET_ABICALLS || TARGET_VXWORKS_RTP)
202 /* True if .gpword or .gpdword should be used for switch tables.
204 Although GAS does understand .gpdword, the SGI linker mishandles
205 the relocations GAS generates (R_MIPS_GPREL32 followed by R_MIPS_64).
206 We therefore disable GP-relative switch tables for n64 on IRIX targets. */
207 #define TARGET_GPWORD (TARGET_ABICALLS && !(mips_abi == ABI_64 && TARGET_IRIX))
209 /* Generate mips16 code */
210 #define TARGET_MIPS16 ((target_flags & MASK_MIPS16) != 0)
211 /* Generate mips16e code. Default 16bit ASE for mips32/mips32r2/mips64 */
212 #define GENERATE_MIPS16E (TARGET_MIPS16 && mips_isa >= 32)
213 /* Generate mips16e register save/restore sequences. */
214 #define GENERATE_MIPS16E_SAVE_RESTORE (GENERATE_MIPS16E && mips_abi == ABI_32)
216 /* Generic ISA defines. */
217 #define ISA_MIPS1 (mips_isa == 1)
218 #define ISA_MIPS2 (mips_isa == 2)
219 #define ISA_MIPS3 (mips_isa == 3)
220 #define ISA_MIPS4 (mips_isa == 4)
221 #define ISA_MIPS32 (mips_isa == 32)
222 #define ISA_MIPS32R2 (mips_isa == 33)
223 #define ISA_MIPS64 (mips_isa == 64)
225 /* Architecture target defines. */
226 #define TARGET_MIPS3900 (mips_arch == PROCESSOR_R3900)
227 #define TARGET_MIPS4000 (mips_arch == PROCESSOR_R4000)
228 #define TARGET_MIPS4120 (mips_arch == PROCESSOR_R4120)
229 #define TARGET_MIPS4130 (mips_arch == PROCESSOR_R4130)
230 #define TARGET_MIPS5400 (mips_arch == PROCESSOR_R5400)
231 #define TARGET_MIPS5500 (mips_arch == PROCESSOR_R5500)
232 #define TARGET_MIPS7000 (mips_arch == PROCESSOR_R7000)
233 #define TARGET_MIPS9000 (mips_arch == PROCESSOR_R9000)
234 #define TARGET_SB1 (mips_arch == PROCESSOR_SB1 \
235 || mips_arch == PROCESSOR_SB1A)
236 #define TARGET_SR71K (mips_arch == PROCESSOR_SR71000)
238 /* Scheduling target defines. */
239 #define TUNE_MIPS3000 (mips_tune == PROCESSOR_R3000)
240 #define TUNE_MIPS3900 (mips_tune == PROCESSOR_R3900)
241 #define TUNE_MIPS4000 (mips_tune == PROCESSOR_R4000)
242 #define TUNE_MIPS4120 (mips_tune == PROCESSOR_R4120)
243 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130)
244 #define TUNE_MIPS5000 (mips_tune == PROCESSOR_R5000)
245 #define TUNE_MIPS5400 (mips_tune == PROCESSOR_R5400)
246 #define TUNE_MIPS5500 (mips_tune == PROCESSOR_R5500)
247 #define TUNE_MIPS6000 (mips_tune == PROCESSOR_R6000)
248 #define TUNE_MIPS7000 (mips_tune == PROCESSOR_R7000)
249 #define TUNE_MIPS9000 (mips_tune == PROCESSOR_R9000)
250 #define TUNE_SB1 (mips_tune == PROCESSOR_SB1 \
251 || mips_tune == PROCESSOR_SB1A)
252 #define TUNE_74K (mips_tune == PROCESSOR_74KC \
253 || mips_tune == PROCESSOR_74KF2_1 \
254 || mips_tune == PROCESSOR_74KF1_1 \
255 || mips_tune == PROCESSOR_74KF3_2)
257 /* True if the pre-reload scheduler should try to create chains of
258 multiply-add or multiply-subtract instructions. For example,
266 t1 will have a higher priority than t2 and t3 will have a higher
267 priority than t4. However, before reload, there is no dependence
268 between t1 and t3, and they can often have similar priorities.
269 The scheduler will then tend to prefer:
276 which stops us from making full use of macc/madd-style instructions.
277 This sort of situation occurs frequently in Fourier transforms and
280 To counter this, the TUNE_MACC_CHAINS code will reorder the ready
281 queue so that chained multiply-add and multiply-subtract instructions
282 appear ahead of any other instruction that is likely to clobber lo.
283 In the example above, if t2 and t3 become ready at the same time,
284 the code ensures that t2 is scheduled first.
286 Multiply-accumulate instructions are a bigger win for some targets
287 than others, so this macro is defined on an opt-in basis. */
288 #define TUNE_MACC_CHAINS (TUNE_MIPS5500 \
292 #define TARGET_OLDABI (mips_abi == ABI_32 || mips_abi == ABI_O64)
293 #define TARGET_NEWABI (mips_abi == ABI_N32 || mips_abi == ABI_64)
295 /* Similar to TARGET_HARD_FLOAT and TARGET_SOFT_FLOAT, but reflect the ABI
296 in use rather than whether the FPU is directly accessible. */
297 #define TARGET_HARD_FLOAT_ABI (TARGET_HARD_FLOAT || mips16_hard_float)
298 #define TARGET_SOFT_FLOAT_ABI (!TARGET_HARD_FLOAT_ABI)
300 /* IRIX specific stuff. */
301 #define TARGET_IRIX 0
302 #define TARGET_IRIX6 0
304 /* Define preprocessor macros for the -march and -mtune options.
305 PREFIX is either _MIPS_ARCH or _MIPS_TUNE, INFO is the selected
306 processor. If INFO's canonical name is "foo", define PREFIX to
307 be "foo", and define an additional macro PREFIX_FOO. */
308 #define MIPS_CPP_SET_PROCESSOR(PREFIX, INFO) \
313 macro = concat ((PREFIX), "_", (INFO)->name, NULL); \
314 for (p = macro; *p != 0; p++) \
317 builtin_define (macro); \
318 builtin_define_with_value ((PREFIX), (INFO)->name, 1); \
323 /* Target CPU builtins. */
324 #define TARGET_CPU_CPP_BUILTINS() \
327 /* Everyone but IRIX defines this to mips. */ \
329 builtin_assert ("machine=mips"); \
331 builtin_assert ("cpu=mips"); \
332 builtin_define ("__mips__"); \
333 builtin_define ("_mips"); \
335 /* We do this here because __mips is defined below \
336 and so we can't use builtin_define_std. */ \
338 builtin_define ("mips"); \
341 builtin_define ("__mips64"); \
345 /* Treat _R3000 and _R4000 like register-size \
346 defines, which is how they've historically \
350 builtin_define_std ("R4000"); \
351 builtin_define ("_R4000"); \
355 builtin_define_std ("R3000"); \
356 builtin_define ("_R3000"); \
359 if (TARGET_FLOAT64) \
360 builtin_define ("__mips_fpr=64"); \
362 builtin_define ("__mips_fpr=32"); \
365 builtin_define ("__mips16"); \
368 builtin_define ("__mips3d"); \
370 if (TARGET_SMARTMIPS) \
371 builtin_define ("__mips_smartmips"); \
374 builtin_define ("__mips_dsp"); \
377 builtin_define ("__mips_dspr2"); \
379 MIPS_CPP_SET_PROCESSOR ("_MIPS_ARCH", mips_arch_info); \
380 MIPS_CPP_SET_PROCESSOR ("_MIPS_TUNE", mips_tune_info); \
384 builtin_define ("__mips=1"); \
385 builtin_define ("_MIPS_ISA=_MIPS_ISA_MIPS1"); \
387 else if (ISA_MIPS2) \
389 builtin_define ("__mips=2"); \
390 builtin_define ("_MIPS_ISA=_MIPS_ISA_MIPS2"); \
392 else if (ISA_MIPS3) \
394 builtin_define ("__mips=3"); \
395 builtin_define ("_MIPS_ISA=_MIPS_ISA_MIPS3"); \
397 else if (ISA_MIPS4) \
399 builtin_define ("__mips=4"); \
400 builtin_define ("_MIPS_ISA=_MIPS_ISA_MIPS4"); \
402 else if (ISA_MIPS32) \
404 builtin_define ("__mips=32"); \
405 builtin_define ("__mips_isa_rev=1"); \
406 builtin_define ("_MIPS_ISA=_MIPS_ISA_MIPS32"); \
408 else if (ISA_MIPS32R2) \
410 builtin_define ("__mips=32"); \
411 builtin_define ("__mips_isa_rev=2"); \
412 builtin_define ("_MIPS_ISA=_MIPS_ISA_MIPS32"); \
414 else if (ISA_MIPS64) \
416 builtin_define ("__mips=64"); \
417 builtin_define ("__mips_isa_rev=1"); \
418 builtin_define ("_MIPS_ISA=_MIPS_ISA_MIPS64"); \
421 /* These defines reflect the ABI in use, not whether the \
422 FPU is directly accessible. */ \
423 if (TARGET_HARD_FLOAT_ABI) \
424 builtin_define ("__mips_hard_float"); \
426 builtin_define ("__mips_soft_float"); \
428 if (TARGET_SINGLE_FLOAT) \
429 builtin_define ("__mips_single_float"); \
431 if (TARGET_PAIRED_SINGLE_FLOAT) \
432 builtin_define ("__mips_paired_single_float"); \
434 if (TARGET_BIG_ENDIAN) \
436 builtin_define_std ("MIPSEB"); \
437 builtin_define ("_MIPSEB"); \
441 builtin_define_std ("MIPSEL"); \
442 builtin_define ("_MIPSEL"); \
445 /* Macros dependent on the C dialect. */ \
446 if (preprocessing_asm_p ()) \
448 builtin_define_std ("LANGUAGE_ASSEMBLY"); \
449 builtin_define ("_LANGUAGE_ASSEMBLY"); \
451 else if (c_dialect_cxx ()) \
453 builtin_define ("_LANGUAGE_C_PLUS_PLUS"); \
454 builtin_define ("__LANGUAGE_C_PLUS_PLUS"); \
455 builtin_define ("__LANGUAGE_C_PLUS_PLUS__"); \
459 builtin_define_std ("LANGUAGE_C"); \
460 builtin_define ("_LANGUAGE_C"); \
462 if (c_dialect_objc ()) \
464 builtin_define ("_LANGUAGE_OBJECTIVE_C"); \
465 builtin_define ("__LANGUAGE_OBJECTIVE_C"); \
466 /* Bizarre, but needed at least for Irix. */ \
467 builtin_define_std ("LANGUAGE_C"); \
468 builtin_define ("_LANGUAGE_C"); \
471 if (mips_abi == ABI_EABI) \
472 builtin_define ("__mips_eabi"); \
476 /* Default target_flags if no switches are specified */
478 #ifndef TARGET_DEFAULT
479 #define TARGET_DEFAULT 0
482 #ifndef TARGET_CPU_DEFAULT
483 #define TARGET_CPU_DEFAULT 0
486 #ifndef TARGET_ENDIAN_DEFAULT
487 #define TARGET_ENDIAN_DEFAULT MASK_BIG_ENDIAN
490 #ifndef TARGET_FP_EXCEPTIONS_DEFAULT
491 #define TARGET_FP_EXCEPTIONS_DEFAULT MASK_FP_EXCEPTIONS
494 /* 'from-abi' makes a good default: you get whatever the ABI requires. */
495 #ifndef MIPS_ISA_DEFAULT
496 #ifndef MIPS_CPU_STRING_DEFAULT
497 #define MIPS_CPU_STRING_DEFAULT "from-abi"
503 /* Make this compile time constant for libgcc2 */
505 #define TARGET_64BIT 1
507 #define TARGET_64BIT 0
509 #endif /* IN_LIBGCC2 */
511 #define TARGET_LIBGCC_SDATA_SECTION ".sdata"
513 #ifndef MULTILIB_ENDIAN_DEFAULT
514 #if TARGET_ENDIAN_DEFAULT == 0
515 #define MULTILIB_ENDIAN_DEFAULT "EL"
517 #define MULTILIB_ENDIAN_DEFAULT "EB"
521 #ifndef MULTILIB_ISA_DEFAULT
522 # if MIPS_ISA_DEFAULT == 1
523 # define MULTILIB_ISA_DEFAULT "mips1"
525 # if MIPS_ISA_DEFAULT == 2
526 # define MULTILIB_ISA_DEFAULT "mips2"
528 # if MIPS_ISA_DEFAULT == 3
529 # define MULTILIB_ISA_DEFAULT "mips3"
531 # if MIPS_ISA_DEFAULT == 4
532 # define MULTILIB_ISA_DEFAULT "mips4"
534 # if MIPS_ISA_DEFAULT == 32
535 # define MULTILIB_ISA_DEFAULT "mips32"
537 # if MIPS_ISA_DEFAULT == 33
538 # define MULTILIB_ISA_DEFAULT "mips32r2"
540 # if MIPS_ISA_DEFAULT == 64
541 # define MULTILIB_ISA_DEFAULT "mips64"
543 # define MULTILIB_ISA_DEFAULT "mips1"
553 #ifndef MULTILIB_DEFAULTS
554 #define MULTILIB_DEFAULTS \
555 { MULTILIB_ENDIAN_DEFAULT, MULTILIB_ISA_DEFAULT, MULTILIB_ABI_DEFAULT }
558 /* We must pass -EL to the linker by default for little endian embedded
559 targets using linker scripts with a OUTPUT_FORMAT line. Otherwise, the
560 linker will default to using big-endian output files. The OUTPUT_FORMAT
561 line must be in the linker script, otherwise -EB/-EL will not work. */
564 #if TARGET_ENDIAN_DEFAULT == 0
565 #define ENDIAN_SPEC "%{!EB:%{!meb:-EL}} %{EB|meb:-EB}"
567 #define ENDIAN_SPEC "%{!EL:%{!mel:-EB}} %{EL|mel:-EL}"
571 /* A spec condition that matches all non-mips16 -mips arguments. */
573 #define MIPS_ISA_LEVEL_OPTION_SPEC \
574 "mips1|mips2|mips3|mips4|mips32*|mips64*"
576 /* A spec condition that matches all non-mips16 architecture arguments. */
578 #define MIPS_ARCH_OPTION_SPEC \
579 MIPS_ISA_LEVEL_OPTION_SPEC "|march=*"
581 /* A spec that infers a -mips argument from an -march argument. */
583 #define MIPS_ISA_LEVEL_SPEC \
584 "%{" MIPS_ISA_LEVEL_OPTION_SPEC ":;: \
585 %{march=mips1|march=r2000|march=r3000|march=r3900:-mips1} \
586 %{march=mips2|march=r6000:-mips2} \
587 %{march=mips3|march=r4*|march=vr4*|march=orion:-mips3} \
588 %{march=mips4|march=r8000|march=vr5*|march=rm7000|march=rm9000:-mips4} \
589 %{march=mips32|march=4kc|march=4km|march=4kp:-mips32} \
590 %{march=mips32r2|march=m4k|march=4ke*|march=24k* \
591 |march=34k*|march=74k*: -mips32r2} \
592 %{march=mips64|march=5k*|march=20k*|march=sb1*|march=sr71000: -mips64}}"
594 /* Support for a compile-time default CPU, et cetera. The rules are:
595 --with-arch is ignored if -march is specified or a -mips is specified
596 (other than -mips16).
597 --with-tune is ignored if -mtune is specified.
598 --with-abi is ignored if -mabi is specified.
599 --with-float is ignored if -mhard-float or -msoft-float are
601 --with-divide is ignored if -mdivide-traps or -mdivide-breaks are
603 #define OPTION_DEFAULT_SPECS \
604 {"arch", "%{" MIPS_ARCH_OPTION_SPEC ":;: -march=%(VALUE)}" }, \
605 {"tune", "%{!mtune=*:-mtune=%(VALUE)}" }, \
606 {"abi", "%{!mabi=*:-mabi=%(VALUE)}" }, \
607 {"float", "%{!msoft-float:%{!mhard-float:-m%(VALUE)-float}}" }, \
608 {"divide", "%{!mdivide-traps:%{!mdivide-breaks:-mdivide-%(VALUE)}}" }
611 #define GENERATE_DIVIDE_TRAPS (TARGET_DIVIDE_TRAPS \
612 && ISA_HAS_COND_TRAP)
614 #define GENERATE_BRANCHLIKELY (TARGET_BRANCHLIKELY \
618 /* True if the ABI can only work with 64-bit integer registers. We
619 generally allow ad-hoc variations for TARGET_SINGLE_FLOAT, but
620 otherwise floating-point registers must also be 64-bit. */
621 #define ABI_NEEDS_64BIT_REGS (TARGET_NEWABI || mips_abi == ABI_O64)
623 /* Likewise for 32-bit regs. */
624 #define ABI_NEEDS_32BIT_REGS (mips_abi == ABI_32)
626 /* True if symbols are 64 bits wide. At present, n64 is the only
627 ABI for which this is true. */
628 #define ABI_HAS_64BIT_SYMBOLS (mips_abi == ABI_64 && !TARGET_SYM32)
630 /* ISA has instructions for managing 64-bit fp and gp regs (e.g. mips3). */
631 #define ISA_HAS_64BIT_REGS (ISA_MIPS3 \
635 /* ISA has branch likely instructions (e.g. mips2). */
636 /* Disable branchlikely for tx39 until compare rewrite. They haven't
637 been generated up to this point. */
638 #define ISA_HAS_BRANCHLIKELY (!ISA_MIPS1)
640 /* ISA has a three-operand multiplication instruction (usually spelt "mul"). */
641 #define ISA_HAS_MUL3 ((TARGET_MIPS3900 \
652 /* ISA has the conditional move instructions introduced in mips4. */
653 #define ISA_HAS_CONDMOVE ((ISA_MIPS4 \
657 && !TARGET_MIPS5500 \
660 /* ISA has the mips4 FP condition code instructions: FP-compare to CC,
661 branch on CC, and move (both FP and non-FP) on CC. */
662 #define ISA_HAS_8CC (ISA_MIPS4 \
667 /* This is a catch all for other mips4 instructions: indexed load, the
668 FP madd and msub instructions, and the FP recip and recip sqrt
670 #define ISA_HAS_FP4 ((ISA_MIPS4 \
671 || (ISA_MIPS32R2 && TARGET_FLOAT64) \
675 /* ISA has conditional trap instructions. */
676 #define ISA_HAS_COND_TRAP (!ISA_MIPS1 \
679 /* ISA has integer multiply-accumulate instructions, madd and msub. */
680 #define ISA_HAS_MADD_MSUB ((ISA_MIPS32 \
685 /* Integer multiply-accumulate instructions should be generated. */
686 #define GENERATE_MADD_MSUB (ISA_HAS_MADD_MSUB && !TUNE_74K)
688 /* ISA has floating-point nmadd and nmsub instructions. */
689 #define ISA_HAS_NMADD_NMSUB ((ISA_MIPS4 \
691 && (!TARGET_MIPS5400 || TARGET_MAD) \
694 /* ISA has count leading zeroes/ones instruction (not implemented). */
695 #define ISA_HAS_CLZ_CLO ((ISA_MIPS32 \
700 /* ISA has three operand multiply instructions that put
701 the high part in an accumulator: mulhi or mulhiu. */
702 #define ISA_HAS_MULHI ((TARGET_MIPS5400 \
707 /* ISA has three operand multiply instructions that
708 negates the result and puts the result in an accumulator. */
709 #define ISA_HAS_MULS ((TARGET_MIPS5400 \
714 /* ISA has three operand multiply instructions that subtracts the
715 result from a 4th operand and puts the result in an accumulator. */
716 #define ISA_HAS_MSAC ((TARGET_MIPS5400 \
721 /* ISA has three operand multiply instructions that the result
722 from a 4th operand and puts the result in an accumulator. */
723 #define ISA_HAS_MACC ((TARGET_MIPS4120 \
730 /* ISA has NEC VR-style MACC, MACCHI, DMACC and DMACCHI instructions. */
731 #define ISA_HAS_MACCHI ((TARGET_MIPS4120 \
732 || TARGET_MIPS4130) \
735 /* ISA has the "ror" (rotate right) instructions. */
736 #define ISA_HAS_ROR ((ISA_MIPS32R2 \
740 || TARGET_SMARTMIPS) \
743 /* ISA has data prefetch instructions. This controls use of 'pref'. */
744 #define ISA_HAS_PREFETCH ((ISA_MIPS4 \
750 /* ISA has data indexed prefetch instructions. This controls use of
751 'prefx', along with TARGET_HARD_FLOAT and TARGET_DOUBLE_FLOAT.
752 (prefx is a cop1x instruction, so can only be used if FP is
754 #define ISA_HAS_PREFETCHX ((ISA_MIPS4 \
759 /* True if trunc.w.s and trunc.w.d are real (not synthetic)
760 instructions. Both require TARGET_HARD_FLOAT, and trunc.w.d
761 also requires TARGET_DOUBLE_FLOAT. */
762 #define ISA_HAS_TRUNC_W (!ISA_MIPS1)
764 /* ISA includes the MIPS32r2 seb and seh instructions. */
765 #define ISA_HAS_SEB_SEH (ISA_MIPS32R2 \
768 /* ISA includes the MIPS32/64 rev 2 ext and ins instructions. */
769 #define ISA_HAS_EXT_INS (ISA_MIPS32R2 \
772 /* ISA has instructions for accessing top part of 64-bit fp regs. */
773 #define ISA_HAS_MXHC1 (TARGET_FLOAT64 && ISA_MIPS32R2)
775 /* ISA has lwxs instruction (load w/scaled index address. */
776 #define ISA_HAS_LWXS (TARGET_SMARTMIPS && !TARGET_MIPS16)
778 /* True if the result of a load is not available to the next instruction.
779 A nop will then be needed between instructions like "lw $4,..."
780 and "addiu $4,$4,1". */
781 #define ISA_HAS_LOAD_DELAY (ISA_MIPS1 \
782 && !TARGET_MIPS3900 \
785 /* Likewise mtc1 and mfc1. */
786 #define ISA_HAS_XFER_DELAY (mips_isa <= 3)
788 /* Likewise floating-point comparisons. */
789 #define ISA_HAS_FCMP_DELAY (mips_isa <= 3)
791 /* True if mflo and mfhi can be immediately followed by instructions
792 which write to the HI and LO registers.
794 According to MIPS specifications, MIPS ISAs I, II, and III need
795 (at least) two instructions between the reads of HI/LO and
796 instructions which write them, and later ISAs do not. Contradicting
797 the MIPS specifications, some MIPS IV processor user manuals (e.g.
798 the UM for the NEC Vr5000) document needing the instructions between
799 HI/LO reads and writes, as well. Therefore, we declare only MIPS32,
800 MIPS64 and later ISAs to have the interlocks, plus any specific
801 earlier-ISA CPUs for which CPU documentation declares that the
802 instructions are really interlocked. */
803 #define ISA_HAS_HILO_INTERLOCKS (ISA_MIPS32 \
808 /* ISA includes synci, jr.hb and jalr.hb. */
809 #define ISA_HAS_SYNCI ISA_MIPS32R2
812 /* Add -G xx support. */
814 #undef SWITCH_TAKES_ARG
815 #define SWITCH_TAKES_ARG(CHAR) \
816 (DEFAULT_SWITCH_TAKES_ARG (CHAR) || (CHAR) == 'G')
818 #define OVERRIDE_OPTIONS override_options ()
820 #define CONDITIONAL_REGISTER_USAGE mips_conditional_register_usage ()
822 /* Show we can debug even without a frame pointer. */
823 #define CAN_DEBUG_WITHOUT_FP
825 /* Tell collect what flags to pass to nm. */
827 #define NM_FLAGS "-Bn"
831 #ifndef MIPS_ABI_DEFAULT
832 #define MIPS_ABI_DEFAULT ABI_32
835 /* Use the most portable ABI flag for the ASM specs. */
837 #if MIPS_ABI_DEFAULT == ABI_32
838 #define MULTILIB_ABI_DEFAULT "mabi=32"
841 #if MIPS_ABI_DEFAULT == ABI_O64
842 #define MULTILIB_ABI_DEFAULT "mabi=o64"
845 #if MIPS_ABI_DEFAULT == ABI_N32
846 #define MULTILIB_ABI_DEFAULT "mabi=n32"
849 #if MIPS_ABI_DEFAULT == ABI_64
850 #define MULTILIB_ABI_DEFAULT "mabi=64"
853 #if MIPS_ABI_DEFAULT == ABI_EABI
854 #define MULTILIB_ABI_DEFAULT "mabi=eabi"
857 /* SUBTARGET_ASM_OPTIMIZING_SPEC handles passing optimization options
858 to the assembler. It may be overridden by subtargets. */
859 #ifndef SUBTARGET_ASM_OPTIMIZING_SPEC
860 #define SUBTARGET_ASM_OPTIMIZING_SPEC "\
862 %{!noasmopt:%{O:-O2} %{O1:-O2} %{O2:-O2} %{O3:-O3}}"
865 /* SUBTARGET_ASM_DEBUGGING_SPEC handles passing debugging options to
866 the assembler. It may be overridden by subtargets.
868 Beginning with gas 2.13, -mdebug must be passed to correctly handle
869 COFF debugging info. */
871 #ifndef SUBTARGET_ASM_DEBUGGING_SPEC
872 #define SUBTARGET_ASM_DEBUGGING_SPEC "\
873 %{g} %{g0} %{g1} %{g2} %{g3} \
874 %{ggdb:-g} %{ggdb0:-g0} %{ggdb1:-g1} %{ggdb2:-g2} %{ggdb3:-g3} \
875 %{gstabs:-g} %{gstabs0:-g0} %{gstabs1:-g1} %{gstabs2:-g2} %{gstabs3:-g3} \
876 %{gstabs+:-g} %{gstabs+0:-g0} %{gstabs+1:-g1} %{gstabs+2:-g2} %{gstabs+3:-g3} \
877 %{gcoff:-g} %{gcoff0:-g0} %{gcoff1:-g1} %{gcoff2:-g2} %{gcoff3:-g3} \
878 %{gcoff*:-mdebug} %{!gcoff*:-no-mdebug}"
881 /* SUBTARGET_ASM_SPEC is always passed to the assembler. It may be
882 overridden by subtargets. */
884 #ifndef SUBTARGET_ASM_SPEC
885 #define SUBTARGET_ASM_SPEC ""
890 %{G*} %(endian_spec) %{mips1} %{mips2} %{mips3} %{mips4} \
891 %{mips32} %{mips32r2} %{mips64} \
892 %{mips16} %{mno-mips16:-no-mips16} \
893 %{mips3d} %{mno-mips3d:-no-mips3d} \
894 %{mdmx} %{mno-mdmx:-no-mdmx} \
896 %{mdspr2} %{mno-dspr2} \
897 %{msmartmips} %{mno-smartmips} \
899 %{mfix-vr4120} %{mfix-vr4130} \
900 %(subtarget_asm_optimizing_spec) \
901 %(subtarget_asm_debugging_spec) \
902 %{mabi=*} %{!mabi*: %(asm_abi_default_spec)} \
903 %{mgp32} %{mgp64} %{march=*} %{mxgot:-xgot} \
905 %{mshared} %{mno-shared} \
906 %{msym32} %{mno-sym32} \
908 %(subtarget_asm_spec)"
910 /* Extra switches sometimes passed to the linker. */
911 /* ??? The bestGnum will never be passed to the linker, because the gcc driver
912 will interpret it as a -b option. */
917 %{G*} %{mips1} %{mips2} %{mips3} %{mips4} %{mips32} %{mips32r2} %{mips64} \
918 %{bestGnum} %{shared} %{non_shared}"
919 #endif /* LINK_SPEC defined */
922 /* Specs for the compiler proper */
924 /* SUBTARGET_CC1_SPEC is passed to the compiler proper. It may be
925 overridden by subtargets. */
926 #ifndef SUBTARGET_CC1_SPEC
927 #define SUBTARGET_CC1_SPEC ""
930 /* CC1_SPEC is the set of arguments to pass to the compiler proper. */
934 %{gline:%{!g:%{!g0:%{!g1:%{!g2: -g1}}}}} \
935 %{G*} %{EB:-meb} %{EL:-mel} %{EB:%{EL:%emay not use both -EB and -EL}} \
937 %(subtarget_cc1_spec)"
939 /* Preprocessor specs. */
941 /* SUBTARGET_CPP_SPEC is passed to the preprocessor. It may be
942 overridden by subtargets. */
943 #ifndef SUBTARGET_CPP_SPEC
944 #define SUBTARGET_CPP_SPEC ""
947 #define CPP_SPEC "%(subtarget_cpp_spec)"
949 /* This macro defines names of additional specifications to put in the specs
950 that can be used in various specifications like CC1_SPEC. Its definition
951 is an initializer with a subgrouping for each command option.
953 Each subgrouping contains a string constant, that defines the
954 specification name, and a string constant that used by the GCC driver
957 Do not define this macro if it does not need to do anything. */
959 #define EXTRA_SPECS \
960 { "subtarget_cc1_spec", SUBTARGET_CC1_SPEC }, \
961 { "subtarget_cpp_spec", SUBTARGET_CPP_SPEC }, \
962 { "subtarget_asm_optimizing_spec", SUBTARGET_ASM_OPTIMIZING_SPEC }, \
963 { "subtarget_asm_debugging_spec", SUBTARGET_ASM_DEBUGGING_SPEC }, \
964 { "subtarget_asm_spec", SUBTARGET_ASM_SPEC }, \
965 { "asm_abi_default_spec", "-" MULTILIB_ABI_DEFAULT }, \
966 { "endian_spec", ENDIAN_SPEC }, \
967 SUBTARGET_EXTRA_SPECS
969 #ifndef SUBTARGET_EXTRA_SPECS
970 #define SUBTARGET_EXTRA_SPECS
973 #define DBX_DEBUGGING_INFO 1 /* generate stabs (OSF/rose) */
974 #define MIPS_DEBUGGING_INFO 1 /* MIPS specific debugging info */
975 #define DWARF2_DEBUGGING_INFO 1 /* dwarf2 debugging info */
977 #ifndef PREFERRED_DEBUGGING_TYPE
978 #define PREFERRED_DEBUGGING_TYPE DWARF2_DEBUG
981 #define DWARF2_ADDR_SIZE (ABI_HAS_64BIT_SYMBOLS ? 8 : 4)
983 /* By default, turn on GDB extensions. */
984 #define DEFAULT_GDB_EXTENSIONS 1
986 /* Local compiler-generated symbols must have a prefix that the assembler
987 understands. By default, this is $, although some targets (e.g.,
988 NetBSD-ELF) need to override this. */
990 #ifndef LOCAL_LABEL_PREFIX
991 #define LOCAL_LABEL_PREFIX "$"
994 /* By default on the mips, external symbols do not have an underscore
995 prepended, but some targets (e.g., NetBSD) require this. */
997 #ifndef USER_LABEL_PREFIX
998 #define USER_LABEL_PREFIX ""
1001 /* On Sun 4, this limit is 2048. We use 1500 to be safe,
1002 since the length can run past this up to a continuation point. */
1003 #undef DBX_CONTIN_LENGTH
1004 #define DBX_CONTIN_LENGTH 1500
1006 /* How to renumber registers for dbx and gdb. */
1007 #define DBX_REGISTER_NUMBER(REGNO) mips_dbx_regno[ (REGNO) ]
1009 /* The mapping from gcc register number to DWARF 2 CFA column number. */
1010 #define DWARF_FRAME_REGNUM(REG) (REG)
1012 /* The DWARF 2 CFA column which tracks the return address. */
1013 #define DWARF_FRAME_RETURN_COLUMN (GP_REG_FIRST + 31)
1015 /* The DWARF 2 CFA column which tracks the return address from a
1016 signal handler context. */
1017 #define SIGNAL_UNWIND_RETURN_COLUMN (FP_REG_LAST + 1)
1019 /* Before the prologue, RA lives in r31. */
1020 #define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (VOIDmode, GP_REG_FIRST + 31)
1022 /* Describe how we implement __builtin_eh_return. */
1023 #define EH_RETURN_DATA_REGNO(N) \
1024 ((N) < (TARGET_MIPS16 ? 2 : 4) ? (N) + GP_ARG_FIRST : INVALID_REGNUM)
1026 #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, GP_REG_FIRST + 3)
1028 /* Offsets recorded in opcodes are a multiple of this alignment factor.
1029 The default for this in 64-bit mode is 8, which causes problems with
1030 SFmode register saves. */
1031 #define DWARF_CIE_DATA_ALIGNMENT -4
1033 /* Correct the offset of automatic variables and arguments. Note that
1034 the MIPS debug format wants all automatic variables and arguments
1035 to be in terms of the virtual frame pointer (stack pointer before
1036 any adjustment in the function), while the MIPS 3.0 linker wants
1037 the frame pointer to be the stack pointer after the initial
1040 #define DEBUGGER_AUTO_OFFSET(X) \
1041 mips_debugger_offset (X, (HOST_WIDE_INT) 0)
1042 #define DEBUGGER_ARG_OFFSET(OFFSET, X) \
1043 mips_debugger_offset (X, (HOST_WIDE_INT) OFFSET)
1045 /* Target machine storage layout */
1047 #define BITS_BIG_ENDIAN 0
1048 #define BYTES_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0)
1049 #define WORDS_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0)
1051 /* Define this to set the endianness to use in libgcc2.c, which can
1052 not depend on target_flags. */
1053 #if !defined(MIPSEL) && !defined(__MIPSEL__)
1054 #define LIBGCC2_WORDS_BIG_ENDIAN 1
1056 #define LIBGCC2_WORDS_BIG_ENDIAN 0
1059 #define MAX_BITS_PER_WORD 64
1061 /* Width of a word, in units (bytes). */
1062 #define UNITS_PER_WORD (TARGET_64BIT ? 8 : 4)
1064 #define MIN_UNITS_PER_WORD 4
1067 /* For MIPS, width of a floating point register. */
1068 #define UNITS_PER_FPREG (TARGET_FLOAT64 ? 8 : 4)
1070 /* The number of consecutive floating-point registers needed to store the
1071 largest format supported by the FPU. */
1072 #define MAX_FPRS_PER_FMT (TARGET_FLOAT64 || TARGET_SINGLE_FLOAT ? 1 : 2)
1074 /* The number of consecutive floating-point registers needed to store the
1075 smallest format supported by the FPU. */
1076 #define MIN_FPRS_PER_FMT \
1077 (ISA_MIPS32 || ISA_MIPS32R2 || ISA_MIPS64 ? 1 : MAX_FPRS_PER_FMT)
1079 /* The largest size of value that can be held in floating-point
1080 registers and moved with a single instruction. */
1081 #define UNITS_PER_HWFPVALUE \
1082 (TARGET_SOFT_FLOAT_ABI ? 0 : MAX_FPRS_PER_FMT * UNITS_PER_FPREG)
1084 /* The largest size of value that can be held in floating-point
1086 #define UNITS_PER_FPVALUE \
1087 (TARGET_SOFT_FLOAT_ABI ? 0 \
1088 : TARGET_SINGLE_FLOAT ? UNITS_PER_FPREG \
1089 : LONG_DOUBLE_TYPE_SIZE / BITS_PER_UNIT)
1091 /* The number of bytes in a double. */
1092 #define UNITS_PER_DOUBLE (TYPE_PRECISION (double_type_node) / BITS_PER_UNIT)
1094 #define UNITS_PER_SIMD_WORD (TARGET_PAIRED_SINGLE_FLOAT ? 8 : UNITS_PER_WORD)
1096 /* Set the sizes of the core types. */
1097 #define SHORT_TYPE_SIZE 16
1098 #define INT_TYPE_SIZE 32
1099 #define LONG_TYPE_SIZE (TARGET_LONG64 ? 64 : 32)
1100 #define LONG_LONG_TYPE_SIZE 64
1102 #define FLOAT_TYPE_SIZE 32
1103 #define DOUBLE_TYPE_SIZE 64
1104 #define LONG_DOUBLE_TYPE_SIZE (TARGET_NEWABI ? 128 : 64)
1106 /* long double is not a fixed mode, but the idea is that, if we
1107 support long double, we also want a 128-bit integer type. */
1108 #define MAX_FIXED_MODE_SIZE LONG_DOUBLE_TYPE_SIZE
1111 #if (defined _ABIN32 && _MIPS_SIM == _ABIN32) \
1112 || (defined _ABI64 && _MIPS_SIM == _ABI64)
1113 # define LIBGCC2_LONG_DOUBLE_TYPE_SIZE 128
1115 # define LIBGCC2_LONG_DOUBLE_TYPE_SIZE 64
1119 /* Width in bits of a pointer. */
1120 #ifndef POINTER_SIZE
1121 #define POINTER_SIZE ((TARGET_LONG64 && TARGET_64BIT) ? 64 : 32)
1124 /* Allocation boundary (in *bits*) for storing arguments in argument list. */
1125 #define PARM_BOUNDARY BITS_PER_WORD
1127 /* Allocation boundary (in *bits*) for the code of a function. */
1128 #define FUNCTION_BOUNDARY 32
1130 /* Alignment of field after `int : 0' in a structure. */
1131 #define EMPTY_FIELD_BOUNDARY 32
1133 /* Every structure's size must be a multiple of this. */
1134 /* 8 is observed right on a DECstation and on riscos 4.02. */
1135 #define STRUCTURE_SIZE_BOUNDARY 8
1137 /* There is no point aligning anything to a rounder boundary than this. */
1138 #define BIGGEST_ALIGNMENT LONG_DOUBLE_TYPE_SIZE
1140 /* All accesses must be aligned. */
1141 #define STRICT_ALIGNMENT 1
1143 /* Define this if you wish to imitate the way many other C compilers
1144 handle alignment of bitfields and the structures that contain
1147 The behavior is that the type written for a bit-field (`int',
1148 `short', or other integer type) imposes an alignment for the
1149 entire structure, as if the structure really did contain an
1150 ordinary field of that type. In addition, the bit-field is placed
1151 within the structure so that it would fit within such a field,
1152 not crossing a boundary for it.
1154 Thus, on most machines, a bit-field whose type is written as `int'
1155 would not cross a four-byte boundary, and would force four-byte
1156 alignment for the whole structure. (The alignment used may not
1157 be four bytes; it is controlled by the other alignment
1160 If the macro is defined, its definition should be a C expression;
1161 a nonzero value for the expression enables this behavior. */
1163 #define PCC_BITFIELD_TYPE_MATTERS 1
1165 /* If defined, a C expression to compute the alignment given to a
1166 constant that is being placed in memory. CONSTANT is the constant
1167 and ALIGN is the alignment that the object would ordinarily have.
1168 The value of this macro is used instead of that alignment to align
1171 If this macro is not defined, then ALIGN is used.
1173 The typical use of this macro is to increase alignment for string
1174 constants to be word aligned so that `strcpy' calls that copy
1175 constants can be done inline. */
1177 #define CONSTANT_ALIGNMENT(EXP, ALIGN) \
1178 ((TREE_CODE (EXP) == STRING_CST || TREE_CODE (EXP) == CONSTRUCTOR) \
1179 && (ALIGN) < BITS_PER_WORD ? BITS_PER_WORD : (ALIGN))
1181 /* If defined, a C expression to compute the alignment for a static
1182 variable. TYPE is the data type, and ALIGN is the alignment that
1183 the object would ordinarily have. The value of this macro is used
1184 instead of that alignment to align the object.
1186 If this macro is not defined, then ALIGN is used.
1188 One use of this macro is to increase alignment of medium-size
1189 data to make it all fit in fewer cache lines. Another is to
1190 cause character arrays to be word-aligned so that `strcpy' calls
1191 that copy constants to character arrays can be done inline. */
1193 #undef DATA_ALIGNMENT
1194 #define DATA_ALIGNMENT(TYPE, ALIGN) \
1195 ((((ALIGN) < BITS_PER_WORD) \
1196 && (TREE_CODE (TYPE) == ARRAY_TYPE \
1197 || TREE_CODE (TYPE) == UNION_TYPE \
1198 || TREE_CODE (TYPE) == RECORD_TYPE)) ? BITS_PER_WORD : (ALIGN))
1201 #define PAD_VARARGS_DOWN \
1202 (FUNCTION_ARG_PADDING (TYPE_MODE (type), type) == downward)
1204 /* Define if operations between registers always perform the operation
1205 on the full register even if a narrower mode is specified. */
1206 #define WORD_REGISTER_OPERATIONS
1208 /* When in 64-bit mode, move insns will sign extend SImode and CCmode
1209 moves. All other references are zero extended. */
1210 #define LOAD_EXTEND_OP(MODE) \
1211 (TARGET_64BIT && ((MODE) == SImode || (MODE) == CCmode) \
1212 ? SIGN_EXTEND : ZERO_EXTEND)
1214 /* Define this macro if it is advisable to hold scalars in registers
1215 in a wider mode than that declared by the program. In such cases,
1216 the value is constrained to be within the bounds of the declared
1217 type, but kept valid in the wider mode. The signedness of the
1218 extension may differ from that of the type. */
1220 #define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \
1221 if (GET_MODE_CLASS (MODE) == MODE_INT \
1222 && GET_MODE_SIZE (MODE) < UNITS_PER_WORD) \
1224 if ((MODE) == SImode) \
1229 /* Define if loading short immediate values into registers sign extends. */
1230 #define SHORT_IMMEDIATES_SIGN_EXTEND
1232 /* The [d]clz instructions have the natural values at 0. */
1234 #define CLZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) \
1235 ((VALUE) = GET_MODE_BITSIZE (MODE), true)
1237 /* Standard register usage. */
1239 /* Number of hardware registers. We have:
1241 - 32 integer registers
1242 - 32 floating point registers
1243 - 8 condition code registers
1244 - 2 accumulator registers (hi and lo)
1245 - 32 registers each for coprocessors 0, 2 and 3
1247 - ARG_POINTER_REGNUM
1248 - FRAME_POINTER_REGNUM
1249 - FAKE_CALL_REGNO (see the comment above load_callsi for details)
1250 - 3 dummy entries that were used at various times in the past.
1251 - 6 DSP accumulator registers (3 hi-lo pairs) for MIPS DSP ASE
1252 - 6 DSP control registers */
1254 #define FIRST_PSEUDO_REGISTER 188
1256 /* By default, fix the kernel registers ($26 and $27), the global
1257 pointer ($28) and the stack pointer ($29). This can change
1258 depending on the command-line options.
1260 Regarding coprocessor registers: without evidence to the contrary,
1261 it's best to assume that each coprocessor register has a unique
1262 use. This can be overridden, in, e.g., override_options() or
1263 CONDITIONAL_REGISTER_USAGE should the assumption be inappropriate
1264 for a particular target. */
1266 #define FIXED_REGISTERS \
1268 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1269 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, \
1270 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1271 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1272 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, \
1273 /* COP0 registers */ \
1274 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1275 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1276 /* COP2 registers */ \
1277 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1278 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1279 /* COP3 registers */ \
1280 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1281 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1282 /* 6 DSP accumulator registers & 6 control registers */ \
1283 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1 \
1287 /* Set up this array for o32 by default.
1289 Note that we don't mark $31 as a call-clobbered register. The idea is
1290 that it's really the call instructions themselves which clobber $31.
1291 We don't care what the called function does with it afterwards.
1293 This approach makes it easier to implement sibcalls. Unlike normal
1294 calls, sibcalls don't clobber $31, so the register reaches the
1295 called function in tact. EPILOGUE_USES says that $31 is useful
1296 to the called function. */
1298 #define CALL_USED_REGISTERS \
1300 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1301 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, \
1302 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1303 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1304 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1305 /* COP0 registers */ \
1306 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1307 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1308 /* COP2 registers */ \
1309 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1310 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1311 /* COP3 registers */ \
1312 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1313 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1314 /* 6 DSP accumulator registers & 6 control registers */ \
1315 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 \
1319 /* Define this since $28, though fixed, is call-saved in many ABIs. */
1321 #define CALL_REALLY_USED_REGISTERS \
1322 { /* General registers. */ \
1323 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1324 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, \
1325 /* Floating-point registers. */ \
1326 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1327 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1329 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1330 /* COP0 registers */ \
1331 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1332 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1333 /* COP2 registers */ \
1334 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1335 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1336 /* COP3 registers */ \
1337 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1338 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1339 /* 6 DSP accumulator registers & 6 control registers */ \
1340 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 \
1343 /* Internal macros to classify a register number as to whether it's a
1344 general purpose register, a floating point register, a
1345 multiply/divide register, or a status register. */
1347 #define GP_REG_FIRST 0
1348 #define GP_REG_LAST 31
1349 #define GP_REG_NUM (GP_REG_LAST - GP_REG_FIRST + 1)
1350 #define GP_DBX_FIRST 0
1352 #define FP_REG_FIRST 32
1353 #define FP_REG_LAST 63
1354 #define FP_REG_NUM (FP_REG_LAST - FP_REG_FIRST + 1)
1355 #define FP_DBX_FIRST ((write_symbols == DBX_DEBUG) ? 38 : 32)
1357 #define MD_REG_FIRST 64
1358 #define MD_REG_LAST 65
1359 #define MD_REG_NUM (MD_REG_LAST - MD_REG_FIRST + 1)
1360 #define MD_DBX_FIRST (FP_DBX_FIRST + FP_REG_NUM)
1362 #define ST_REG_FIRST 67
1363 #define ST_REG_LAST 74
1364 #define ST_REG_NUM (ST_REG_LAST - ST_REG_FIRST + 1)
1367 /* FIXME: renumber. */
1368 #define COP0_REG_FIRST 80
1369 #define COP0_REG_LAST 111
1370 #define COP0_REG_NUM (COP0_REG_LAST - COP0_REG_FIRST + 1)
1372 #define COP2_REG_FIRST 112
1373 #define COP2_REG_LAST 143
1374 #define COP2_REG_NUM (COP2_REG_LAST - COP2_REG_FIRST + 1)
1376 #define COP3_REG_FIRST 144
1377 #define COP3_REG_LAST 175
1378 #define COP3_REG_NUM (COP3_REG_LAST - COP3_REG_FIRST + 1)
1379 /* ALL_COP_REG_NUM assumes that COP0,2,and 3 are numbered consecutively. */
1380 #define ALL_COP_REG_NUM (COP3_REG_LAST - COP0_REG_FIRST + 1)
1382 #define DSP_ACC_REG_FIRST 176
1383 #define DSP_ACC_REG_LAST 181
1384 #define DSP_ACC_REG_NUM (DSP_ACC_REG_LAST - DSP_ACC_REG_FIRST + 1)
1386 #define AT_REGNUM (GP_REG_FIRST + 1)
1387 #define HI_REGNUM (MD_REG_FIRST + 0)
1388 #define LO_REGNUM (MD_REG_FIRST + 1)
1389 #define AC1HI_REGNUM (DSP_ACC_REG_FIRST + 0)
1390 #define AC1LO_REGNUM (DSP_ACC_REG_FIRST + 1)
1391 #define AC2HI_REGNUM (DSP_ACC_REG_FIRST + 2)
1392 #define AC2LO_REGNUM (DSP_ACC_REG_FIRST + 3)
1393 #define AC3HI_REGNUM (DSP_ACC_REG_FIRST + 4)
1394 #define AC3LO_REGNUM (DSP_ACC_REG_FIRST + 5)
1396 /* FPSW_REGNUM is the single condition code used if !ISA_HAS_8CC.
1397 If ISA_HAS_8CC, it should not be used, and an arbitrary ST_REG
1398 should be used instead. */
1399 #define FPSW_REGNUM ST_REG_FIRST
1401 #define GP_REG_P(REGNO) \
1402 ((unsigned int) ((int) (REGNO) - GP_REG_FIRST) < GP_REG_NUM)
1403 #define M16_REG_P(REGNO) \
1404 (((REGNO) >= 2 && (REGNO) <= 7) || (REGNO) == 16 || (REGNO) == 17)
1405 #define FP_REG_P(REGNO) \
1406 ((unsigned int) ((int) (REGNO) - FP_REG_FIRST) < FP_REG_NUM)
1407 #define MD_REG_P(REGNO) \
1408 ((unsigned int) ((int) (REGNO) - MD_REG_FIRST) < MD_REG_NUM)
1409 #define ST_REG_P(REGNO) \
1410 ((unsigned int) ((int) (REGNO) - ST_REG_FIRST) < ST_REG_NUM)
1411 #define COP0_REG_P(REGNO) \
1412 ((unsigned int) ((int) (REGNO) - COP0_REG_FIRST) < COP0_REG_NUM)
1413 #define COP2_REG_P(REGNO) \
1414 ((unsigned int) ((int) (REGNO) - COP2_REG_FIRST) < COP2_REG_NUM)
1415 #define COP3_REG_P(REGNO) \
1416 ((unsigned int) ((int) (REGNO) - COP3_REG_FIRST) < COP3_REG_NUM)
1417 #define ALL_COP_REG_P(REGNO) \
1418 ((unsigned int) ((int) (REGNO) - COP0_REG_FIRST) < ALL_COP_REG_NUM)
1419 /* Test if REGNO is one of the 6 new DSP accumulators. */
1420 #define DSP_ACC_REG_P(REGNO) \
1421 ((unsigned int) ((int) (REGNO) - DSP_ACC_REG_FIRST) < DSP_ACC_REG_NUM)
1422 /* Test if REGNO is hi, lo, or one of the 6 new DSP accumulators. */
1423 #define ACC_REG_P(REGNO) \
1424 (MD_REG_P (REGNO) || DSP_ACC_REG_P (REGNO))
1425 /* Test if REGNO is HI or the first register of 3 new DSP accumulator pairs. */
1426 #define ACC_HI_REG_P(REGNO) \
1427 ((REGNO) == HI_REGNUM || (REGNO) == AC1HI_REGNUM || (REGNO) == AC2HI_REGNUM \
1428 || (REGNO) == AC3HI_REGNUM)
1430 #define FP_REG_RTX_P(X) (REG_P (X) && FP_REG_P (REGNO (X)))
1432 /* True if X is (const (unspec [(const_int 0)] UNSPEC_GP)). This is used
1433 to initialize the mips16 gp pseudo register. */
1434 #define CONST_GP_P(X) \
1435 (GET_CODE (X) == CONST \
1436 && GET_CODE (XEXP (X, 0)) == UNSPEC \
1437 && XINT (XEXP (X, 0), 1) == UNSPEC_GP)
1439 /* Return coprocessor number from register number. */
1441 #define COPNUM_AS_CHAR_FROM_REGNUM(REGNO) \
1442 (COP0_REG_P (REGNO) ? '0' : COP2_REG_P (REGNO) ? '2' \
1443 : COP3_REG_P (REGNO) ? '3' : '?')
1446 #define HARD_REGNO_NREGS(REGNO, MODE) mips_hard_regno_nregs (REGNO, MODE)
1448 /* To make the code simpler, HARD_REGNO_MODE_OK just references an
1449 array built in override_options. Because machmodes.h is not yet
1450 included before this file is processed, the MODE bound can't be
1453 extern char mips_hard_regno_mode_ok[][FIRST_PSEUDO_REGISTER];
1455 #define HARD_REGNO_MODE_OK(REGNO, MODE) \
1456 mips_hard_regno_mode_ok[ (int)(MODE) ][ (REGNO) ]
1458 /* Value is 1 if it is a good idea to tie two pseudo registers
1459 when one has mode MODE1 and one has mode MODE2.
1460 If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,
1461 for any hard reg, then this must be 0 for correct output. */
1462 #define MODES_TIEABLE_P(MODE1, MODE2) \
1463 ((GET_MODE_CLASS (MODE1) == MODE_FLOAT || \
1464 GET_MODE_CLASS (MODE1) == MODE_COMPLEX_FLOAT) \
1465 == (GET_MODE_CLASS (MODE2) == MODE_FLOAT || \
1466 GET_MODE_CLASS (MODE2) == MODE_COMPLEX_FLOAT))
1468 /* Register to use for pushing function arguments. */
1469 #define STACK_POINTER_REGNUM (GP_REG_FIRST + 29)
1471 /* These two registers don't really exist: they get eliminated to either
1472 the stack or hard frame pointer. */
1473 #define ARG_POINTER_REGNUM 77
1474 #define FRAME_POINTER_REGNUM 78
1476 /* $30 is not available on the mips16, so we use $17 as the frame
1478 #define HARD_FRAME_POINTER_REGNUM \
1479 (TARGET_MIPS16 ? GP_REG_FIRST + 17 : GP_REG_FIRST + 30)
1481 /* Value should be nonzero if functions must have frame pointers.
1482 Zero means the frame pointer need not be set up (and parms
1483 may be accessed via the stack pointer) in functions that seem suitable.
1484 This is computed in `reload', in reload1.c. */
1485 #define FRAME_POINTER_REQUIRED (current_function_calls_alloca)
1487 /* Register in which static-chain is passed to a function. */
1488 #define STATIC_CHAIN_REGNUM (GP_REG_FIRST + 2)
1490 /* Registers used as temporaries in prologue/epilogue code. If we're
1491 generating mips16 code, these registers must come from the core set
1492 of 8. The prologue register mustn't conflict with any incoming
1493 arguments, the static chain pointer, or the frame pointer. The
1494 epilogue temporary mustn't conflict with the return registers, the
1495 frame pointer, the EH stack adjustment, or the EH data registers. */
1497 #define MIPS_PROLOGUE_TEMP_REGNUM (GP_REG_FIRST + 3)
1498 #define MIPS_EPILOGUE_TEMP_REGNUM (GP_REG_FIRST + (TARGET_MIPS16 ? 6 : 8))
1500 #define MIPS_PROLOGUE_TEMP(MODE) gen_rtx_REG (MODE, MIPS_PROLOGUE_TEMP_REGNUM)
1501 #define MIPS_EPILOGUE_TEMP(MODE) gen_rtx_REG (MODE, MIPS_EPILOGUE_TEMP_REGNUM)
1503 /* Define this macro if it is as good or better to call a constant
1504 function address than to call an address kept in a register. */
1505 #define NO_FUNCTION_CSE 1
1507 /* The ABI-defined global pointer. Sometimes we use a different
1508 register in leaf functions: see PIC_OFFSET_TABLE_REGNUM. */
1509 #define GLOBAL_POINTER_REGNUM (GP_REG_FIRST + 28)
1511 /* We normally use $28 as the global pointer. However, when generating
1512 n32/64 PIC, it is better for leaf functions to use a call-clobbered
1513 register instead. They can then avoid saving and restoring $28
1514 and perhaps avoid using a frame at all.
1516 When a leaf function uses something other than $28, mips_expand_prologue
1517 will modify pic_offset_table_rtx in place. Take the register number
1518 from there after reload. */
1519 #define PIC_OFFSET_TABLE_REGNUM \
1520 (reload_completed ? REGNO (pic_offset_table_rtx) : GLOBAL_POINTER_REGNUM)
1522 #define PIC_FUNCTION_ADDR_REGNUM (GP_REG_FIRST + 25)
1524 /* Define the classes of registers for register constraints in the
1525 machine description. Also define ranges of constants.
1527 One of the classes must always be named ALL_REGS and include all hard regs.
1528 If there is more than one class, another class must be named NO_REGS
1529 and contain no registers.
1531 The name GENERAL_REGS must be the name of a class (or an alias for
1532 another name such as ALL_REGS). This is the class of registers
1533 that is allowed by "g" or "r" in a register constraint.
1534 Also, registers outside this class are allocated only when
1535 instructions express preferences for them.
1537 The classes must be numbered in nondecreasing order; that is,
1538 a larger-numbered class must never be contained completely
1539 in a smaller-numbered class.
1541 For any two classes, it is very desirable that there be another
1542 class that represents their union. */
1546 NO_REGS, /* no registers in set */
1547 M16_NA_REGS, /* mips16 regs not used to pass args */
1548 M16_REGS, /* mips16 directly accessible registers */
1549 T_REG, /* mips16 T register ($24) */
1550 M16_T_REGS, /* mips16 registers plus T register */
1551 PIC_FN_ADDR_REG, /* SVR4 PIC function address register */
1552 V1_REG, /* Register $v1 ($3) used for TLS access. */
1553 LEA_REGS, /* Every GPR except $25 */
1554 GR_REGS, /* integer registers */
1555 FP_REGS, /* floating point registers */
1556 HI_REG, /* hi register */
1557 LO_REG, /* lo register */
1558 MD_REGS, /* multiply/divide registers (hi/lo) */
1559 COP0_REGS, /* generic coprocessor classes */
1562 HI_AND_GR_REGS, /* union classes */
1569 ALL_COP_AND_GR_REGS,
1570 ST_REGS, /* status registers (fp status) */
1571 DSP_ACC_REGS, /* DSP accumulator registers */
1572 ACC_REGS, /* Hi/Lo and DSP accumulator registers */
1573 ALL_REGS, /* all registers */
1574 LIM_REG_CLASSES /* max value + 1 */
1577 #define N_REG_CLASSES (int) LIM_REG_CLASSES
1579 #define GENERAL_REGS GR_REGS
1581 /* An initializer containing the names of the register classes as C
1582 string constants. These names are used in writing some of the
1585 #define REG_CLASS_NAMES \
1592 "PIC_FN_ADDR_REG", \
1600 /* coprocessor registers */ \
1607 "COP0_AND_GR_REGS", \
1608 "COP2_AND_GR_REGS", \
1609 "COP3_AND_GR_REGS", \
1611 "ALL_COP_AND_GR_REGS", \
1618 /* An initializer containing the contents of the register classes,
1619 as integers which are bit masks. The Nth integer specifies the
1620 contents of class N. The way the integer MASK is interpreted is
1621 that register R is in the class if `MASK & (1 << R)' is 1.
1623 When the machine has more than 32 registers, an integer does not
1624 suffice. Then the integers are replaced by sub-initializers,
1625 braced groupings containing several integers. Each
1626 sub-initializer must be suitable as an initializer for the type
1627 `HARD_REG_SET' which is defined in `hard-reg-set.h'. */
1629 #define REG_CLASS_CONTENTS \
1631 { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* no registers */ \
1632 { 0x0003000c, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* mips16 nonarg regs */\
1633 { 0x000300fc, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* mips16 registers */ \
1634 { 0x01000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* mips16 T register */ \
1635 { 0x010300fc, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* mips16 and T regs */ \
1636 { 0x02000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* SVR4 PIC function address register */ \
1637 { 0x00000008, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* only $v1 */ \
1638 { 0xfdffffff, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* Every other GPR except $25 */ \
1639 { 0xffffffff, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* integer registers */ \
1640 { 0x00000000, 0xffffffff, 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* floating registers*/ \
1641 { 0x00000000, 0x00000000, 0x00000001, 0x00000000, 0x00000000, 0x00000000 }, /* hi register */ \
1642 { 0x00000000, 0x00000000, 0x00000002, 0x00000000, 0x00000000, 0x00000000 }, /* lo register */ \
1643 { 0x00000000, 0x00000000, 0x00000003, 0x00000000, 0x00000000, 0x00000000 }, /* mul/div registers */ \
1644 { 0x00000000, 0x00000000, 0xffff0000, 0x0000ffff, 0x00000000, 0x00000000 }, /* cop0 registers */ \
1645 { 0x00000000, 0x00000000, 0x00000000, 0xffff0000, 0x0000ffff, 0x00000000 }, /* cop2 registers */ \
1646 { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0xffff0000, 0x0000ffff }, /* cop3 registers */ \
1647 { 0xffffffff, 0x00000000, 0x00000001, 0x00000000, 0x00000000, 0x00000000 }, /* union classes */ \
1648 { 0xffffffff, 0x00000000, 0x00000002, 0x00000000, 0x00000000, 0x00000000 }, \
1649 { 0x00000000, 0xffffffff, 0x00000001, 0x00000000, 0x00000000, 0x00000000 }, \
1650 { 0xffffffff, 0x00000000, 0xffff0000, 0x0000ffff, 0x00000000, 0x00000000 }, \
1651 { 0xffffffff, 0x00000000, 0x00000000, 0xffff0000, 0x0000ffff, 0x00000000 }, \
1652 { 0xffffffff, 0x00000000, 0x00000000, 0x00000000, 0xffff0000, 0x0000ffff }, \
1653 { 0x00000000, 0x00000000, 0xffff0000, 0xffffffff, 0xffffffff, 0x0000ffff }, \
1654 { 0xffffffff, 0x00000000, 0xffff0000, 0xffffffff, 0xffffffff, 0x0000ffff }, \
1655 { 0x00000000, 0x00000000, 0x000007f8, 0x00000000, 0x00000000, 0x00000000 }, /* status registers */ \
1656 { 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x003f0000 }, /* dsp accumulator registers */ \
1657 { 0x00000000, 0x00000000, 0x00000003, 0x00000000, 0x00000000, 0x003f0000 }, /* hi/lo and dsp accumulator registers */ \
1658 { 0xffffffff, 0xffffffff, 0xffff07ff, 0xffffffff, 0xffffffff, 0x0fffffff } /* all registers */ \
1662 /* A C expression whose value is a register class containing hard
1663 register REGNO. In general there is more that one such class;
1664 choose a class which is "minimal", meaning that no smaller class
1665 also contains the register. */
1667 extern const enum reg_class mips_regno_to_class[];
1669 #define REGNO_REG_CLASS(REGNO) mips_regno_to_class[ (REGNO) ]
1671 /* A macro whose definition is the name of the class to which a
1672 valid base register must belong. A base register is one used in
1673 an address which is the register value plus a displacement. */
1675 #define BASE_REG_CLASS (TARGET_MIPS16 ? M16_REGS : GR_REGS)
1677 /* A macro whose definition is the name of the class to which a
1678 valid index register must belong. An index register is one used
1679 in an address where its value is either multiplied by a scale
1680 factor or added to another register (as well as added to a
1683 #define INDEX_REG_CLASS NO_REGS
1685 /* When SMALL_REGISTER_CLASSES is nonzero, the compiler allows
1686 registers explicitly used in the rtl to be used as spill registers
1687 but prevents the compiler from extending the lifetime of these
1690 #define SMALL_REGISTER_CLASSES (TARGET_MIPS16)
1692 /* This macro is used later on in the file. */
1693 #define GR_REG_CLASS_P(CLASS) \
1694 ((CLASS) == GR_REGS || (CLASS) == M16_REGS || (CLASS) == T_REG \
1695 || (CLASS) == M16_T_REGS || (CLASS) == M16_NA_REGS \
1696 || (CLASS) == V1_REG \
1697 || (CLASS) == PIC_FN_ADDR_REG || (CLASS) == LEA_REGS)
1699 /* This macro is also used later on in the file. */
1700 #define COP_REG_CLASS_P(CLASS) \
1701 ((CLASS) == COP0_REGS || (CLASS) == COP2_REGS || (CLASS) == COP3_REGS)
1703 /* REG_ALLOC_ORDER is to order in which to allocate registers. This
1704 is the default value (allocate the registers in numeric order). We
1705 define it just so that we can override it for the mips16 target in
1706 ORDER_REGS_FOR_LOCAL_ALLOC. */
1708 #define REG_ALLOC_ORDER \
1709 { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, \
1710 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, \
1711 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, \
1712 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, \
1713 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, \
1714 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, \
1715 96, 97, 98, 99, 100,101,102,103,104,105,106,107,108,109,110,111, \
1716 112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127, \
1717 128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143, \
1718 144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159, \
1719 160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175, \
1720 176,177,178,179,180,181,182,183,184,185,186,187 \
1723 /* ORDER_REGS_FOR_LOCAL_ALLOC is a macro which permits reg_alloc_order
1724 to be rearranged based on a particular function. On the mips16, we
1725 want to allocate $24 (T_REG) before other registers for
1726 instructions for which it is possible. */
1728 #define ORDER_REGS_FOR_LOCAL_ALLOC mips_order_regs_for_local_alloc ()
1730 /* True if VALUE is an unsigned 6-bit number. */
1732 #define UIMM6_OPERAND(VALUE) \
1733 (((VALUE) & ~(unsigned HOST_WIDE_INT) 0x3f) == 0)
1735 /* True if VALUE is a signed 10-bit number. */
1737 #define IMM10_OPERAND(VALUE) \
1738 ((unsigned HOST_WIDE_INT) (VALUE) + 0x200 < 0x400)
1740 /* True if VALUE is a signed 16-bit number. */
1742 #define SMALL_OPERAND(VALUE) \
1743 ((unsigned HOST_WIDE_INT) (VALUE) + 0x8000 < 0x10000)
1745 /* True if VALUE is an unsigned 16-bit number. */
1747 #define SMALL_OPERAND_UNSIGNED(VALUE) \
1748 (((VALUE) & ~(unsigned HOST_WIDE_INT) 0xffff) == 0)
1750 /* True if VALUE can be loaded into a register using LUI. */
1752 #define LUI_OPERAND(VALUE) \
1753 (((VALUE) | 0x7fff0000) == 0x7fff0000 \
1754 || ((VALUE) | 0x7fff0000) + 0x10000 == 0)
1756 /* Return a value X with the low 16 bits clear, and such that
1757 VALUE - X is a signed 16-bit value. */
1759 #define CONST_HIGH_PART(VALUE) \
1760 (((VALUE) + 0x8000) & ~(unsigned HOST_WIDE_INT) 0xffff)
1762 #define CONST_LOW_PART(VALUE) \
1763 ((VALUE) - CONST_HIGH_PART (VALUE))
1765 #define SMALL_INT(X) SMALL_OPERAND (INTVAL (X))
1766 #define SMALL_INT_UNSIGNED(X) SMALL_OPERAND_UNSIGNED (INTVAL (X))
1767 #define LUI_INT(X) LUI_OPERAND (INTVAL (X))
1769 #define PREFERRED_RELOAD_CLASS(X,CLASS) \
1770 mips_preferred_reload_class (X, CLASS)
1772 /* Certain machines have the property that some registers cannot be
1773 copied to some other registers without using memory. Define this
1774 macro on those machines to be a C expression that is nonzero if
1775 objects of mode MODE in registers of CLASS1 can only be copied to
1776 registers of class CLASS2 by storing a register of CLASS1 into
1777 memory and loading that memory location into a register of CLASS2.
1779 Do not define this macro if its value would always be zero. */
1781 #define SECONDARY_MEMORY_NEEDED(CLASS1, CLASS2, MODE) \
1782 ((!TARGET_DEBUG_H_MODE \
1783 && GET_MODE_CLASS (MODE) == MODE_INT \
1784 && ((CLASS1 == FP_REGS && GR_REG_CLASS_P (CLASS2)) \
1785 || (GR_REG_CLASS_P (CLASS1) && CLASS2 == FP_REGS))) \
1786 || (TARGET_FLOAT64 && !TARGET_64BIT && (MODE) == DFmode \
1787 && ((GR_REG_CLASS_P (CLASS1) && CLASS2 == FP_REGS) \
1788 || (GR_REG_CLASS_P (CLASS2) && CLASS1 == FP_REGS))))
1790 /* The HI and LO registers can only be reloaded via the general
1791 registers. Condition code registers can only be loaded to the
1792 general registers, and from the floating point registers. */
1794 #define SECONDARY_INPUT_RELOAD_CLASS(CLASS, MODE, X) \
1795 mips_secondary_reload_class (CLASS, MODE, X, 1)
1796 #define SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, X) \
1797 mips_secondary_reload_class (CLASS, MODE, X, 0)
1799 /* Return the maximum number of consecutive registers
1800 needed to represent mode MODE in a register of class CLASS. */
1802 #define CLASS_MAX_NREGS(CLASS, MODE) mips_class_max_nregs (CLASS, MODE)
1804 #define CANNOT_CHANGE_MODE_CLASS(FROM, TO, CLASS) \
1805 mips_cannot_change_mode_class (FROM, TO, CLASS)
1807 /* Stack layout; function entry, exit and calling. */
1809 #define STACK_GROWS_DOWNWARD
1811 /* The offset of the first local variable from the beginning of the frame.
1812 See compute_frame_size for details about the frame layout.
1814 ??? If flag_profile_values is true, and we are generating 32-bit code, then
1815 we assume that we will need 16 bytes of argument space. This is because
1816 the value profiling code may emit calls to cmpdi2 in leaf functions.
1817 Without this hack, the local variables will start at sp+8 and the gp save
1818 area will be at sp+16, and thus they will overlap. compute_frame_size is
1819 OK because it uses STARTING_FRAME_OFFSET to compute cprestore_size, which
1820 will end up as 24 instead of 8. This won't be needed if profiling code is
1821 inserted before virtual register instantiation. */
1823 #define STARTING_FRAME_OFFSET \
1824 ((flag_profile_values && ! TARGET_64BIT \
1825 ? MAX (REG_PARM_STACK_SPACE(NULL), current_function_outgoing_args_size) \
1826 : current_function_outgoing_args_size) \
1827 + (TARGET_CALL_CLOBBERED_GP ? MIPS_STACK_ALIGN (UNITS_PER_WORD) : 0))
1829 #define RETURN_ADDR_RTX mips_return_addr
1831 /* Since the mips16 ISA mode is encoded in the least-significant bit
1832 of the address, mask it off return addresses for purposes of
1833 finding exception handling regions. */
1835 #define MASK_RETURN_ADDR GEN_INT (-2)
1838 /* Similarly, don't use the least-significant bit to tell pointers to
1839 code from vtable index. */
1841 #define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_delta
1843 /* The eliminations to $17 are only used for mips16 code. See the
1844 definition of HARD_FRAME_POINTER_REGNUM. */
1846 #define ELIMINABLE_REGS \
1847 {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
1848 { ARG_POINTER_REGNUM, GP_REG_FIRST + 30}, \
1849 { ARG_POINTER_REGNUM, GP_REG_FIRST + 17}, \
1850 { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
1851 { FRAME_POINTER_REGNUM, GP_REG_FIRST + 30}, \
1852 { FRAME_POINTER_REGNUM, GP_REG_FIRST + 17}}
1854 /* We can always eliminate to the hard frame pointer. We can eliminate
1855 to the stack pointer unless a frame pointer is needed.
1857 In mips16 mode, we need a frame pointer for a large frame; otherwise,
1858 reload may be unable to compute the address of a local variable,
1859 since there is no way to add a large constant to the stack pointer
1860 without using a temporary register. */
1861 #define CAN_ELIMINATE(FROM, TO) \
1862 ((TO) == HARD_FRAME_POINTER_REGNUM \
1863 || ((TO) == STACK_POINTER_REGNUM && !frame_pointer_needed \
1864 && (!TARGET_MIPS16 \
1865 || compute_frame_size (get_frame_size ()) < 32768)))
1867 #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
1868 (OFFSET) = mips_initial_elimination_offset ((FROM), (TO))
1870 /* Allocate stack space for arguments at the beginning of each function. */
1871 #define ACCUMULATE_OUTGOING_ARGS 1
1873 /* The argument pointer always points to the first argument. */
1874 #define FIRST_PARM_OFFSET(FNDECL) 0
1876 /* o32 and o64 reserve stack space for all argument registers. */
1877 #define REG_PARM_STACK_SPACE(FNDECL) \
1879 ? (MAX_ARGS_IN_REGISTERS * UNITS_PER_WORD) \
1882 /* Define this if it is the responsibility of the caller to
1883 allocate the area reserved for arguments passed in registers.
1884 If `ACCUMULATE_OUTGOING_ARGS' is also defined, the only effect
1885 of this macro is to determine whether the space is included in
1886 `current_function_outgoing_args_size'. */
1887 #define OUTGOING_REG_PARM_STACK_SPACE 1
1889 #define STACK_BOUNDARY (TARGET_NEWABI ? 128 : 64)
1891 #define RETURN_POPS_ARGS(FUNDECL,FUNTYPE,SIZE) 0
1893 /* Symbolic macros for the registers used to return integer and floating
1896 #define GP_RETURN (GP_REG_FIRST + 2)
1897 #define FP_RETURN ((TARGET_SOFT_FLOAT) ? GP_RETURN : (FP_REG_FIRST + 0))
1899 #define MAX_ARGS_IN_REGISTERS (TARGET_OLDABI ? 4 : 8)
1901 /* Symbolic macros for the first/last argument registers. */
1903 #define GP_ARG_FIRST (GP_REG_FIRST + 4)
1904 #define GP_ARG_LAST (GP_ARG_FIRST + MAX_ARGS_IN_REGISTERS - 1)
1905 #define FP_ARG_FIRST (FP_REG_FIRST + 12)
1906 #define FP_ARG_LAST (FP_ARG_FIRST + MAX_ARGS_IN_REGISTERS - 1)
1908 #define LIBCALL_VALUE(MODE) \
1909 mips_function_value (NULL_TREE, NULL, (MODE))
1911 #define FUNCTION_VALUE(VALTYPE, FUNC) \
1912 mips_function_value ((VALTYPE), (FUNC), VOIDmode)
1914 /* 1 if N is a possible register number for a function value.
1915 On the MIPS, R2 R3 and F0 F2 are the only register thus used.
1916 Currently, R2 and F0 are only implemented here (C has no complex type) */
1918 #define FUNCTION_VALUE_REGNO_P(N) ((N) == GP_RETURN || (N) == FP_RETURN \
1919 || (LONG_DOUBLE_TYPE_SIZE == 128 && FP_RETURN != GP_RETURN \
1920 && (N) == FP_RETURN + 2))
1922 /* 1 if N is a possible register number for function argument passing.
1923 We have no FP argument registers when soft-float. When FP registers
1924 are 32 bits, we can't directly reference the odd numbered ones. */
1926 #define FUNCTION_ARG_REGNO_P(N) \
1927 ((IN_RANGE((N), GP_ARG_FIRST, GP_ARG_LAST) \
1928 || (IN_RANGE((N), FP_ARG_FIRST, FP_ARG_LAST))) \
1931 /* This structure has to cope with two different argument allocation
1932 schemes. Most MIPS ABIs view the arguments as a structure, of which
1933 the first N words go in registers and the rest go on the stack. If I
1934 < N, the Ith word might go in Ith integer argument register or in a
1935 floating-point register. For these ABIs, we only need to remember
1936 the offset of the current argument into the structure.
1938 The EABI instead allocates the integer and floating-point arguments
1939 separately. The first N words of FP arguments go in FP registers,
1940 the rest go on the stack. Likewise, the first N words of the other
1941 arguments go in integer registers, and the rest go on the stack. We
1942 need to maintain three counts: the number of integer registers used,
1943 the number of floating-point registers used, and the number of words
1944 passed on the stack.
1946 We could keep separate information for the two ABIs (a word count for
1947 the standard ABIs, and three separate counts for the EABI). But it
1948 seems simpler to view the standard ABIs as forms of EABI that do not
1949 allocate floating-point registers.
1951 So for the standard ABIs, the first N words are allocated to integer
1952 registers, and function_arg decides on an argument-by-argument basis
1953 whether that argument should really go in an integer register, or in
1954 a floating-point one. */
1956 typedef struct mips_args {
1957 /* Always true for varargs functions. Otherwise true if at least
1958 one argument has been passed in an integer register. */
1961 /* The number of arguments seen so far. */
1962 unsigned int arg_number;
1964 /* The number of integer registers used so far. For all ABIs except
1965 EABI, this is the number of words that have been added to the
1966 argument structure, limited to MAX_ARGS_IN_REGISTERS. */
1967 unsigned int num_gprs;
1969 /* For EABI, the number of floating-point registers used so far. */
1970 unsigned int num_fprs;
1972 /* The number of words passed on the stack. */
1973 unsigned int stack_words;
1975 /* On the mips16, we need to keep track of which floating point
1976 arguments were passed in general registers, but would have been
1977 passed in the FP regs if this were a 32-bit function, so that we
1978 can move them to the FP regs if we wind up calling a 32-bit
1979 function. We record this information in fp_code, encoded in base
1980 four. A zero digit means no floating point argument, a one digit
1981 means an SFmode argument, and a two digit means a DFmode argument,
1982 and a three digit is not used. The low order digit is the first
1983 argument. Thus 6 == 1 * 4 + 2 means a DFmode argument followed by
1984 an SFmode argument. ??? A more sophisticated approach will be
1985 needed if MIPS_ABI != ABI_32. */
1988 /* True if the function has a prototype. */
1992 /* Initialize a variable CUM of type CUMULATIVE_ARGS
1993 for a call to a function whose data type is FNTYPE.
1994 For a library call, FNTYPE is 0. */
1996 #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT, N_NAMED_ARGS) \
1997 init_cumulative_args (&CUM, FNTYPE, LIBNAME) \
1999 /* Update the data in CUM to advance over an argument
2000 of mode MODE and data type TYPE.
2001 (TYPE is null for libcalls where that information may not be available.) */
2003 #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
2004 function_arg_advance (&CUM, MODE, TYPE, NAMED)
2006 /* Determine where to put an argument to a function.
2007 Value is zero to push the argument on the stack,
2008 or a hard register in which to store the argument.
2010 MODE is the argument's machine mode.
2011 TYPE is the data type of the argument (as a tree).
2012 This is null for libcalls where that information may
2014 CUM is a variable of type CUMULATIVE_ARGS which gives info about
2015 the preceding args and about the function being called.
2016 NAMED is nonzero if this argument is a named parameter
2017 (otherwise it is an extra parameter matching an ellipsis). */
2019 #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \
2020 function_arg( &CUM, MODE, TYPE, NAMED)
2022 #define FUNCTION_ARG_BOUNDARY function_arg_boundary
2024 #define FUNCTION_ARG_PADDING(MODE, TYPE) \
2025 (mips_pad_arg_upward (MODE, TYPE) ? upward : downward)
2027 #define BLOCK_REG_PADDING(MODE, TYPE, FIRST) \
2028 (mips_pad_reg_upward (MODE, TYPE) ? upward : downward)
2030 /* True if using EABI and varargs can be passed in floating-point
2031 registers. Under these conditions, we need a more complex form
2032 of va_list, which tracks GPR, FPR and stack arguments separately. */
2033 #define EABI_FLOAT_VARARGS_P \
2034 (mips_abi == ABI_EABI && UNITS_PER_FPVALUE >= UNITS_PER_DOUBLE)
2037 /* Say that the epilogue uses the return address register. Note that
2038 in the case of sibcalls, the values "used by the epilogue" are
2039 considered live at the start of the called function. */
2040 #define EPILOGUE_USES(REGNO) ((REGNO) == 31)
2042 /* Treat LOC as a byte offset from the stack pointer and round it up
2043 to the next fully-aligned offset. */
2044 #define MIPS_STACK_ALIGN(LOC) \
2045 (TARGET_NEWABI ? ((LOC) + 15) & -16 : ((LOC) + 7) & -8)
2048 /* Implement `va_start' for varargs and stdarg. */
2049 #define EXPAND_BUILTIN_VA_START(valist, nextarg) \
2050 mips_va_start (valist, nextarg)
2052 /* Output assembler code to FILE to increment profiler label # LABELNO
2053 for profiling a function entry. */
2055 #define FUNCTION_PROFILER(FILE, LABELNO) \
2057 if (TARGET_MIPS16) \
2058 sorry ("mips16 function profiling"); \
2059 fprintf (FILE, "\t.set\tnoat\n"); \
2060 fprintf (FILE, "\tmove\t%s,%s\t\t# save current return address\n", \
2061 reg_names[GP_REG_FIRST + 1], reg_names[GP_REG_FIRST + 31]); \
2062 if (!TARGET_NEWABI) \
2065 "\t%s\t%s,%s,%d\t\t# _mcount pops 2 words from stack\n", \
2066 TARGET_64BIT ? "dsubu" : "subu", \
2067 reg_names[STACK_POINTER_REGNUM], \
2068 reg_names[STACK_POINTER_REGNUM], \
2069 Pmode == DImode ? 16 : 8); \
2071 fprintf (FILE, "\tjal\t_mcount\n"); \
2072 fprintf (FILE, "\t.set\tat\n"); \
2075 /* No mips port has ever used the profiler counter word, so don't emit it
2076 or the label for it. */
2078 #define NO_PROFILE_COUNTERS 1
2080 /* Define this macro if the code for function profiling should come
2081 before the function prologue. Normally, the profiling code comes
2084 /* #define PROFILE_BEFORE_PROLOGUE */
2086 /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,
2087 the stack pointer does not matter. The value is tested only in
2088 functions that have frame pointers.
2089 No definition is equivalent to always zero. */
2091 #define EXIT_IGNORE_STACK 1
2094 /* A C statement to output, on the stream FILE, assembler code for a
2095 block of data that contains the constant parts of a trampoline.
2096 This code should not include a label--the label is taken care of
2099 #define TRAMPOLINE_TEMPLATE(STREAM) \
2101 if (ptr_mode == DImode) \
2102 fprintf (STREAM, "\t.word\t0x03e0082d\t\t# dmove $1,$31\n"); \
2104 fprintf (STREAM, "\t.word\t0x03e00821\t\t# move $1,$31\n"); \
2105 fprintf (STREAM, "\t.word\t0x04110001\t\t# bgezal $0,.+8\n"); \
2106 fprintf (STREAM, "\t.word\t0x00000000\t\t# nop\n"); \
2107 if (ptr_mode == DImode) \
2109 fprintf (STREAM, "\t.word\t0xdfe30014\t\t# ld $3,20($31)\n"); \
2110 fprintf (STREAM, "\t.word\t0xdfe2001c\t\t# ld $2,28($31)\n"); \
2111 fprintf (STREAM, "\t.word\t0x0060c82d\t\t# dmove $25,$3\n"); \
2115 fprintf (STREAM, "\t.word\t0x8fe30014\t\t# lw $3,20($31)\n"); \
2116 fprintf (STREAM, "\t.word\t0x8fe20018\t\t# lw $2,24($31)\n"); \
2117 fprintf (STREAM, "\t.word\t0x0060c821\t\t# move $25,$3\n"); \
2119 fprintf (STREAM, "\t.word\t0x00600008\t\t# jr $3\n"); \
2120 if (ptr_mode == DImode) \
2122 fprintf (STREAM, "\t.word\t0x0020f82d\t\t# dmove $31,$1\n"); \
2123 fprintf (STREAM, "\t.dword\t0x00000000\t\t# <function address>\n"); \
2124 fprintf (STREAM, "\t.dword\t0x00000000\t\t# <static chain value>\n"); \
2128 fprintf (STREAM, "\t.word\t0x0020f821\t\t# move $31,$1\n"); \
2129 fprintf (STREAM, "\t.word\t0x00000000\t\t# <function address>\n"); \
2130 fprintf (STREAM, "\t.word\t0x00000000\t\t# <static chain value>\n"); \
2134 /* A C expression for the size in bytes of the trampoline, as an
2137 #define TRAMPOLINE_SIZE (32 + GET_MODE_SIZE (ptr_mode) * 2)
2139 /* Alignment required for trampolines, in bits. */
2141 #define TRAMPOLINE_ALIGNMENT GET_MODE_BITSIZE (ptr_mode)
2143 /* INITIALIZE_TRAMPOLINE calls this library function to flush
2144 program and data caches. */
2146 #ifndef CACHE_FLUSH_FUNC
2147 #define CACHE_FLUSH_FUNC "_flush_cache"
2150 /* A C statement to initialize the variable parts of a trampoline.
2151 ADDR is an RTX for the address of the trampoline; FNADDR is an
2152 RTX for the address of the nested function; STATIC_CHAIN is an
2153 RTX for the static chain value that should be passed to the
2154 function when it is called. */
2156 #define INITIALIZE_TRAMPOLINE(ADDR, FUNC, CHAIN) \
2158 rtx func_addr, chain_addr, end_addr; \
2160 func_addr = plus_constant (ADDR, 32); \
2161 chain_addr = plus_constant (func_addr, GET_MODE_SIZE (ptr_mode)); \
2162 emit_move_insn (gen_rtx_MEM (ptr_mode, func_addr), FUNC); \
2163 emit_move_insn (gen_rtx_MEM (ptr_mode, chain_addr), CHAIN); \
2164 end_addr = gen_reg_rtx (Pmode); \
2165 emit_insn (gen_add3_insn (end_addr, copy_rtx (ADDR), \
2166 GEN_INT (TRAMPOLINE_SIZE))); \
2167 emit_insn (gen_clear_cache (copy_rtx (ADDR), end_addr)); \
2170 /* Addressing modes, and classification of registers for them. */
2172 #define REGNO_OK_FOR_INDEX_P(REGNO) 0
2173 #define REGNO_MODE_OK_FOR_BASE_P(REGNO, MODE) \
2174 mips_regno_mode_ok_for_base_p (REGNO, MODE, 1)
2176 /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx
2177 and check its validity for a certain class.
2178 We have two alternate definitions for each of them.
2179 The usual definition accepts all pseudo regs; the other rejects them all.
2180 The symbol REG_OK_STRICT causes the latter definition to be used.
2182 Most source files want to accept pseudo regs in the hope that
2183 they will get allocated to the class that the insn wants them to be in.
2184 Some source files that are used after register allocation
2185 need to be strict. */
2187 #ifndef REG_OK_STRICT
2188 #define REG_MODE_OK_FOR_BASE_P(X, MODE) \
2189 mips_regno_mode_ok_for_base_p (REGNO (X), MODE, 0)
2191 #define REG_MODE_OK_FOR_BASE_P(X, MODE) \
2192 mips_regno_mode_ok_for_base_p (REGNO (X), MODE, 1)
2195 #define REG_OK_FOR_INDEX_P(X) 0
2198 /* Maximum number of registers that can appear in a valid memory address. */
2200 #define MAX_REGS_PER_ADDRESS 1
2202 #ifdef REG_OK_STRICT
2203 #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \
2205 if (mips_legitimate_address_p (MODE, X, 1)) \
2209 #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \
2211 if (mips_legitimate_address_p (MODE, X, 0)) \
2216 /* Check for constness inline but use mips_legitimate_address_p
2217 to check whether a constant really is an address. */
2219 #define CONSTANT_ADDRESS_P(X) \
2220 (CONSTANT_P (X) && mips_legitimate_address_p (SImode, X, 0))
2222 #define LEGITIMATE_CONSTANT_P(X) (mips_const_insns (X) > 0)
2224 #define LEGITIMIZE_ADDRESS(X,OLDX,MODE,WIN) \
2226 if (mips_legitimize_address (&(X), MODE)) \
2231 /* A C statement or compound statement with a conditional `goto
2232 LABEL;' executed if memory address X (an RTX) can have different
2233 meanings depending on the machine mode of the memory reference it
2236 Autoincrement and autodecrement addresses typically have
2237 mode-dependent effects because the amount of the increment or
2238 decrement is the size of the operand being addressed. Some
2239 machines have other mode-dependent addresses. Many RISC machines
2240 have no mode-dependent addresses.
2242 You may assume that ADDR is a valid address for the machine. */
2244 #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR,LABEL) {}
2246 /* This handles the magic '..CURRENT_FUNCTION' symbol, which means
2247 'the start of the function that this code is output in'. */
2249 #define ASM_OUTPUT_LABELREF(FILE,NAME) \
2250 if (strcmp (NAME, "..CURRENT_FUNCTION") == 0) \
2251 asm_fprintf ((FILE), "%U%s", \
2252 XSTR (XEXP (DECL_RTL (current_function_decl), 0), 0)); \
2254 asm_fprintf ((FILE), "%U%s", (NAME))
2256 /* Flag to mark a function decl symbol that requires a long call. */
2257 #define SYMBOL_FLAG_LONG_CALL (SYMBOL_FLAG_MACH_DEP << 0)
2258 #define SYMBOL_REF_LONG_CALL_P(X) \
2259 ((SYMBOL_REF_FLAGS (X) & SYMBOL_FLAG_LONG_CALL) != 0)
2261 /* Specify the machine mode that this machine uses
2262 for the index in the tablejump instruction.
2263 ??? Using HImode in mips16 mode can cause overflow. */
2264 #define CASE_VECTOR_MODE \
2265 (TARGET_MIPS16 ? HImode : ptr_mode)
2267 /* Define as C expression which evaluates to nonzero if the tablejump
2268 instruction expects the table to contain offsets from the address of the
2270 Do not define this if the table should contain absolute addresses. */
2271 #define CASE_VECTOR_PC_RELATIVE (TARGET_MIPS16)
2273 /* Define this as 1 if `char' should by default be signed; else as 0. */
2274 #ifndef DEFAULT_SIGNED_CHAR
2275 #define DEFAULT_SIGNED_CHAR 1
2278 /* Max number of bytes we can move from memory to memory
2279 in one reasonably fast instruction. */
2280 #define MOVE_MAX (TARGET_64BIT ? 8 : 4)
2281 #define MAX_MOVE_MAX 8
2283 /* Define this macro as a C expression which is nonzero if
2284 accessing less than a word of memory (i.e. a `char' or a
2285 `short') is no faster than accessing a word of memory, i.e., if
2286 such access require more than one instruction or if there is no
2287 difference in cost between byte and (aligned) word loads.
2289 On RISC machines, it tends to generate better code to define
2290 this as 1, since it avoids making a QI or HI mode register.
2292 But, generating word accesses for -mips16 is generally bad as shifts
2293 (often extended) would be needed for byte accesses. */
2294 #define SLOW_BYTE_ACCESS (!TARGET_MIPS16)
2296 /* Define this to be nonzero if shift instructions ignore all but the low-order
2298 #define SHIFT_COUNT_TRUNCATED 1
2300 /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits
2301 is done just by pretending it is already truncated. */
2302 #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) \
2303 (TARGET_64BIT ? ((INPREC) <= 32 || (OUTPREC) > 32) : 1)
2306 /* Specify the machine mode that pointers have.
2307 After generation of rtl, the compiler makes no further distinction
2308 between pointers and any other objects of this machine mode. */
2311 #define Pmode (TARGET_64BIT && TARGET_LONG64 ? DImode : SImode)
2314 /* Give call MEMs SImode since it is the "most permissive" mode
2315 for both 32-bit and 64-bit targets. */
2317 #define FUNCTION_MODE SImode
2320 /* The cost of loading values from the constant pool. It should be
2321 larger than the cost of any constant we want to synthesize in-line. */
2323 #define CONSTANT_POOL_COST COSTS_N_INSNS (8)
2325 /* A C expression for the cost of moving data from a register in
2326 class FROM to one in class TO. The classes are expressed using
2327 the enumeration values such as `GENERAL_REGS'. A value of 2 is
2328 the default; other values are interpreted relative to that.
2330 It is not required that the cost always equal 2 when FROM is the
2331 same as TO; on some machines it is expensive to move between
2332 registers if they are not general registers.
2334 If reload sees an insn consisting of a single `set' between two
2335 hard registers, and if `REGISTER_MOVE_COST' applied to their
2336 classes returns a value of 2, reload does not check to ensure
2337 that the constraints of the insn are met. Setting a cost of
2338 other than 2 will allow reload to verify that the constraints are
2339 met. You should do this if the `movM' pattern's constraints do
2340 not allow such copying. */
2342 #define REGISTER_MOVE_COST(MODE, FROM, TO) \
2343 mips_register_move_cost (MODE, FROM, TO)
2345 #define MEMORY_MOVE_COST(MODE,CLASS,TO_P) \
2346 (mips_cost->memory_latency \
2347 + memory_move_secondary_cost ((MODE), (CLASS), (TO_P)))
2349 /* Define if copies to/from condition code registers should be avoided.
2351 This is needed for the MIPS because reload_outcc is not complete;
2352 it needs to handle cases where the source is a general or another
2353 condition code register. */
2354 #define AVOID_CCMODE_COPIES
2356 /* A C expression for the cost of a branch instruction. A value of
2357 1 is the default; other values are interpreted relative to that. */
2359 #define BRANCH_COST mips_cost->branch_cost
2360 #define LOGICAL_OP_NON_SHORT_CIRCUIT 0
2362 /* If defined, modifies the length assigned to instruction INSN as a
2363 function of the context in which it is used. LENGTH is an lvalue
2364 that contains the initially computed length of the insn and should
2365 be updated with the correct length of the insn. */
2366 #define ADJUST_INSN_LENGTH(INSN, LENGTH) \
2367 ((LENGTH) = mips_adjust_insn_length ((INSN), (LENGTH)))
2369 /* Return the asm template for a non-MIPS16 conditional branch instruction.
2370 OPCODE is the opcode's mnemonic and OPERANDS is the asm template for
2372 #define MIPS_BRANCH(OPCODE, OPERANDS) \
2373 "%*" OPCODE "%?\t" OPERANDS "%/"
2375 /* Return the asm template for a call. INSN is the instruction's mnemonic
2376 ("j" or "jal"), OPERANDS are its operands, and OPNO is the operand number
2379 When generating GOT code without explicit relocation operators,
2380 all calls should use assembly macros. Otherwise, all indirect
2381 calls should use "jr" or "jalr"; we will arrange to restore $gp
2382 afterwards if necessary. Finally, we can only generate direct
2383 calls for -mabicalls by temporarily switching to non-PIC mode. */
2384 #define MIPS_CALL(INSN, OPERANDS, OPNO) \
2385 (TARGET_USE_GOT && !TARGET_EXPLICIT_RELOCS \
2386 ? "%*" INSN "\t%" #OPNO "%/" \
2387 : REG_P (OPERANDS[OPNO]) \
2388 ? "%*" INSN "r\t%" #OPNO "%/" \
2390 ? (".option\tpic0\n\t" \
2391 "%*" INSN "\t%" #OPNO "%/\n\t" \
2393 : "%*" INSN "\t%" #OPNO "%/")
2395 /* Control the assembler format that we output. */
2397 /* Output to assembler file text saying following lines
2398 may contain character constants, extra white space, comments, etc. */
2401 #define ASM_APP_ON " #APP\n"
2404 /* Output to assembler file text saying following lines
2405 no longer contain unusual constructs. */
2408 #define ASM_APP_OFF " #NO_APP\n"
2411 #define REGISTER_NAMES \
2412 { "$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7", \
2413 "$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15", \
2414 "$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23", \
2415 "$24", "$25", "$26", "$27", "$28", "$sp", "$fp", "$31", \
2416 "$f0", "$f1", "$f2", "$f3", "$f4", "$f5", "$f6", "$f7", \
2417 "$f8", "$f9", "$f10", "$f11", "$f12", "$f13", "$f14", "$f15", \
2418 "$f16", "$f17", "$f18", "$f19", "$f20", "$f21", "$f22", "$f23", \
2419 "$f24", "$f25", "$f26", "$f27", "$f28", "$f29", "$f30", "$f31", \
2420 "hi", "lo", "", "$fcc0","$fcc1","$fcc2","$fcc3","$fcc4", \
2421 "$fcc5","$fcc6","$fcc7","", "", "$arg", "$frame", "$fakec", \
2422 "$c0r0", "$c0r1", "$c0r2", "$c0r3", "$c0r4", "$c0r5", "$c0r6", "$c0r7", \
2423 "$c0r8", "$c0r9", "$c0r10","$c0r11","$c0r12","$c0r13","$c0r14","$c0r15", \
2424 "$c0r16","$c0r17","$c0r18","$c0r19","$c0r20","$c0r21","$c0r22","$c0r23", \
2425 "$c0r24","$c0r25","$c0r26","$c0r27","$c0r28","$c0r29","$c0r30","$c0r31", \
2426 "$c2r0", "$c2r1", "$c2r2", "$c2r3", "$c2r4", "$c2r5", "$c2r6", "$c2r7", \
2427 "$c2r8", "$c2r9", "$c2r10","$c2r11","$c2r12","$c2r13","$c2r14","$c2r15", \
2428 "$c2r16","$c2r17","$c2r18","$c2r19","$c2r20","$c2r21","$c2r22","$c2r23", \
2429 "$c2r24","$c2r25","$c2r26","$c2r27","$c2r28","$c2r29","$c2r30","$c2r31", \
2430 "$c3r0", "$c3r1", "$c3r2", "$c3r3", "$c3r4", "$c3r5", "$c3r6", "$c3r7", \
2431 "$c3r8", "$c3r9", "$c3r10","$c3r11","$c3r12","$c3r13","$c3r14","$c3r15", \
2432 "$c3r16","$c3r17","$c3r18","$c3r19","$c3r20","$c3r21","$c3r22","$c3r23", \
2433 "$c3r24","$c3r25","$c3r26","$c3r27","$c3r28","$c3r29","$c3r30","$c3r31", \
2434 "$ac1hi","$ac1lo","$ac2hi","$ac2lo","$ac3hi","$ac3lo","$dsp_po","$dsp_sc", \
2435 "$dsp_ca","$dsp_ou","$dsp_cc","$dsp_ef" }
2437 /* List the "software" names for each register. Also list the numerical
2438 names for $fp and $sp. */
2440 #define ADDITIONAL_REGISTER_NAMES \
2442 { "$29", 29 + GP_REG_FIRST }, \
2443 { "$30", 30 + GP_REG_FIRST }, \
2444 { "at", 1 + GP_REG_FIRST }, \
2445 { "v0", 2 + GP_REG_FIRST }, \
2446 { "v1", 3 + GP_REG_FIRST }, \
2447 { "a0", 4 + GP_REG_FIRST }, \
2448 { "a1", 5 + GP_REG_FIRST }, \
2449 { "a2", 6 + GP_REG_FIRST }, \
2450 { "a3", 7 + GP_REG_FIRST }, \
2451 { "t0", 8 + GP_REG_FIRST }, \
2452 { "t1", 9 + GP_REG_FIRST }, \
2453 { "t2", 10 + GP_REG_FIRST }, \
2454 { "t3", 11 + GP_REG_FIRST }, \
2455 { "t4", 12 + GP_REG_FIRST }, \
2456 { "t5", 13 + GP_REG_FIRST }, \
2457 { "t6", 14 + GP_REG_FIRST }, \
2458 { "t7", 15 + GP_REG_FIRST }, \
2459 { "s0", 16 + GP_REG_FIRST }, \
2460 { "s1", 17 + GP_REG_FIRST }, \
2461 { "s2", 18 + GP_REG_FIRST }, \
2462 { "s3", 19 + GP_REG_FIRST }, \
2463 { "s4", 20 + GP_REG_FIRST }, \
2464 { "s5", 21 + GP_REG_FIRST }, \
2465 { "s6", 22 + GP_REG_FIRST }, \
2466 { "s7", 23 + GP_REG_FIRST }, \
2467 { "t8", 24 + GP_REG_FIRST }, \
2468 { "t9", 25 + GP_REG_FIRST }, \
2469 { "k0", 26 + GP_REG_FIRST }, \
2470 { "k1", 27 + GP_REG_FIRST }, \
2471 { "gp", 28 + GP_REG_FIRST }, \
2472 { "sp", 29 + GP_REG_FIRST }, \
2473 { "fp", 30 + GP_REG_FIRST }, \
2474 { "ra", 31 + GP_REG_FIRST }, \
2475 ALL_COP_ADDITIONAL_REGISTER_NAMES \
2478 /* This is meant to be redefined in the host dependent files. It is a
2479 set of alternative names and regnums for mips coprocessors. */
2481 #define ALL_COP_ADDITIONAL_REGISTER_NAMES
2483 /* A C compound statement to output to stdio stream STREAM the
2484 assembler syntax for an instruction operand X. X is an RTL
2487 CODE is a value that can be used to specify one of several ways
2488 of printing the operand. It is used when identical operands
2489 must be printed differently depending on the context. CODE
2490 comes from the `%' specification that was used to request
2491 printing of the operand. If the specification was just `%DIGIT'
2492 then CODE is 0; if the specification was `%LTR DIGIT' then CODE
2493 is the ASCII code for LTR.
2495 If X is a register, this macro should print the register's name.
2496 The names can be found in an array `reg_names' whose type is
2497 `char *[]'. `reg_names' is initialized from `REGISTER_NAMES'.
2499 When the machine description has a specification `%PUNCT' (a `%'
2500 followed by a punctuation character), this macro is called with
2501 a null pointer for X and the punctuation character for CODE.
2503 See mips.c for the MIPS specific codes. */
2505 #define PRINT_OPERAND(FILE, X, CODE) print_operand (FILE, X, CODE)
2507 /* A C expression which evaluates to true if CODE is a valid
2508 punctuation character for use in the `PRINT_OPERAND' macro. If
2509 `PRINT_OPERAND_PUNCT_VALID_P' is not defined, it means that no
2510 punctuation characters (except for the standard one, `%') are
2511 used in this way. */
2513 #define PRINT_OPERAND_PUNCT_VALID_P(CODE) mips_print_operand_punct[CODE]
2515 /* A C compound statement to output to stdio stream STREAM the
2516 assembler syntax for an instruction operand that is a memory
2517 reference whose address is ADDR. ADDR is an RTL expression. */
2519 #define PRINT_OPERAND_ADDRESS(FILE, ADDR) print_operand_address (FILE, ADDR)
2522 /* A C statement, to be executed after all slot-filler instructions
2523 have been output. If necessary, call `dbr_sequence_length' to
2524 determine the number of slots filled in a sequence (zero if not
2525 currently outputting a sequence), to decide how many no-ops to
2526 output, or whatever.
2528 Don't define this macro if it has nothing to do, but it is
2529 helpful in reading assembly output if the extent of the delay
2530 sequence is made explicit (e.g. with white space).
2532 Note that output routines for instructions with delay slots must
2533 be prepared to deal with not being output as part of a sequence
2534 (i.e. when the scheduling pass is not run, or when no slot
2535 fillers could be found.) The variable `final_sequence' is null
2536 when not processing a sequence, otherwise it contains the
2537 `sequence' rtx being output. */
2539 #define DBR_OUTPUT_SEQEND(STREAM) \
2542 if (set_nomacro > 0 && --set_nomacro == 0) \
2543 fputs ("\t.set\tmacro\n", STREAM); \
2545 if (set_noreorder > 0 && --set_noreorder == 0) \
2546 fputs ("\t.set\treorder\n", STREAM); \
2548 fputs ("\n", STREAM); \
2553 /* How to tell the debugger about changes of source files. */
2554 #define ASM_OUTPUT_SOURCE_FILENAME(STREAM, NAME) \
2555 mips_output_filename (STREAM, NAME)
2557 /* mips-tfile does not understand .stabd directives. */
2558 #define DBX_OUTPUT_SOURCE_LINE(STREAM, LINE, COUNTER) do { \
2559 dbxout_begin_stabn_sline (LINE); \
2560 dbxout_stab_value_internal_label ("LM", &COUNTER); \
2563 /* Use .loc directives for SDB line numbers. */
2564 #define SDB_OUTPUT_SOURCE_LINE(STREAM, LINE) \
2565 fprintf (STREAM, "\t.loc\t%d %d\n", num_source_filenames, LINE)
2567 /* The MIPS implementation uses some labels for its own purpose. The
2568 following lists what labels are created, and are all formed by the
2569 pattern $L[a-z].*. The machine independent portion of GCC creates
2570 labels matching: $L[A-Z][0-9]+ and $L[0-9]+.
2572 LM[0-9]+ Silicon Graphics/ECOFF stabs label before each stmt.
2573 $Lb[0-9]+ Begin blocks for MIPS debug support
2574 $Lc[0-9]+ Label for use in s<xx> operation.
2575 $Le[0-9]+ End blocks for MIPS debug support */
2577 #undef ASM_DECLARE_OBJECT_NAME
2578 #define ASM_DECLARE_OBJECT_NAME(STREAM, NAME, DECL) \
2579 mips_declare_object (STREAM, NAME, "", ":\n", 0)
2581 /* Globalizing directive for a label. */
2582 #define GLOBAL_ASM_OP "\t.globl\t"
2584 /* This says how to define a global common symbol. */
2586 #define ASM_OUTPUT_ALIGNED_DECL_COMMON mips_output_aligned_decl_common
2588 /* This says how to define a local common symbol (i.e., not visible to
2591 #ifndef ASM_OUTPUT_ALIGNED_LOCAL
2592 #define ASM_OUTPUT_ALIGNED_LOCAL(STREAM, NAME, SIZE, ALIGN) \
2593 mips_declare_common_object (STREAM, NAME, "\n\t.lcomm\t", SIZE, ALIGN, false)
2596 /* This says how to output an external. It would be possible not to
2597 output anything and let undefined symbol become external. However
2598 the assembler uses length information on externals to allocate in
2599 data/sdata bss/sbss, thereby saving exec time. */
2601 #undef ASM_OUTPUT_EXTERNAL
2602 #define ASM_OUTPUT_EXTERNAL(STREAM,DECL,NAME) \
2603 mips_output_external(STREAM,DECL,NAME)
2605 /* This is how to declare a function name. The actual work of
2606 emitting the label is moved to function_prologue, so that we can
2607 get the line number correctly emitted before the .ent directive,
2608 and after any .file directives. Define as empty so that the function
2609 is not declared before the .ent directive elsewhere. */
2611 #undef ASM_DECLARE_FUNCTION_NAME
2612 #define ASM_DECLARE_FUNCTION_NAME(STREAM,NAME,DECL)
2614 #ifndef FUNCTION_NAME_ALREADY_DECLARED
2615 #define FUNCTION_NAME_ALREADY_DECLARED 0
2618 /* This is how to store into the string LABEL
2619 the symbol_ref name of an internal numbered label where
2620 PREFIX is the class of label and NUM is the number within the class.
2621 This is suitable for output with `assemble_name'. */
2623 #undef ASM_GENERATE_INTERNAL_LABEL
2624 #define ASM_GENERATE_INTERNAL_LABEL(LABEL,PREFIX,NUM) \
2625 sprintf ((LABEL), "*%s%s%ld", (LOCAL_LABEL_PREFIX), (PREFIX), (long)(NUM))
2627 /* This is how to output an element of a case-vector that is absolute. */
2629 #define ASM_OUTPUT_ADDR_VEC_ELT(STREAM, VALUE) \
2630 fprintf (STREAM, "\t%s\t%sL%d\n", \
2631 ptr_mode == DImode ? ".dword" : ".word", \
2632 LOCAL_LABEL_PREFIX, \
2635 /* This is how to output an element of a case-vector. We can make the
2636 entries PC-relative in MIPS16 code and GP-relative when .gp(d)word
2639 #define ASM_OUTPUT_ADDR_DIFF_ELT(STREAM, BODY, VALUE, REL) \
2641 if (TARGET_MIPS16) \
2642 fprintf (STREAM, "\t.half\t%sL%d-%sL%d\n", \
2643 LOCAL_LABEL_PREFIX, VALUE, LOCAL_LABEL_PREFIX, REL); \
2644 else if (TARGET_GPWORD) \
2645 fprintf (STREAM, "\t%s\t%sL%d\n", \
2646 ptr_mode == DImode ? ".gpdword" : ".gpword", \
2647 LOCAL_LABEL_PREFIX, VALUE); \
2648 else if (TARGET_RTP_PIC) \
2650 /* Make the entry relative to the start of the function. */ \
2651 rtx fnsym = XEXP (DECL_RTL (current_function_decl), 0); \
2652 fprintf (STREAM, "\t%s\t%sL%d-", \
2653 Pmode == DImode ? ".dword" : ".word", \
2654 LOCAL_LABEL_PREFIX, VALUE); \
2655 assemble_name (STREAM, XSTR (fnsym, 0)); \
2656 fprintf (STREAM, "\n"); \
2659 fprintf (STREAM, "\t%s\t%sL%d\n", \
2660 ptr_mode == DImode ? ".dword" : ".word", \
2661 LOCAL_LABEL_PREFIX, VALUE); \
2664 /* When generating MIPS16 code, we want the jump table to be in the text
2665 section so that we can load its address using a PC-relative addition. */
2666 #define JUMP_TABLES_IN_TEXT_SECTION TARGET_MIPS16
2668 /* This is how to output an assembler line
2669 that says to advance the location counter
2670 to a multiple of 2**LOG bytes. */
2672 #define ASM_OUTPUT_ALIGN(STREAM,LOG) \
2673 fprintf (STREAM, "\t.align\t%d\n", (LOG))
2675 /* This is how to output an assembler line to advance the location
2676 counter by SIZE bytes. */
2678 #undef ASM_OUTPUT_SKIP
2679 #define ASM_OUTPUT_SKIP(STREAM,SIZE) \
2680 fprintf (STREAM, "\t.space\t"HOST_WIDE_INT_PRINT_UNSIGNED"\n", (SIZE))
2682 /* This is how to output a string. */
2683 #undef ASM_OUTPUT_ASCII
2684 #define ASM_OUTPUT_ASCII(STREAM, STRING, LEN) \
2685 mips_output_ascii (STREAM, STRING, LEN, "\t.ascii\t")
2687 /* Output #ident as a in the read-only data section. */
2688 #undef ASM_OUTPUT_IDENT
2689 #define ASM_OUTPUT_IDENT(FILE, STRING) \
2691 const char *p = STRING; \
2692 int size = strlen (p) + 1; \
2693 switch_to_section (readonly_data_section); \
2694 assemble_string (p, size); \
2697 /* Default to -G 8 */
2698 #ifndef MIPS_DEFAULT_GVALUE
2699 #define MIPS_DEFAULT_GVALUE 8
2702 /* Define the strings to put out for each section in the object file. */
2703 #define TEXT_SECTION_ASM_OP "\t.text" /* instructions */
2704 #define DATA_SECTION_ASM_OP "\t.data" /* large data */
2706 #undef READONLY_DATA_SECTION_ASM_OP
2707 #define READONLY_DATA_SECTION_ASM_OP "\t.rdata" /* read-only data */
2709 #define ASM_OUTPUT_REG_PUSH(STREAM,REGNO) \
2712 fprintf (STREAM, "\t%s\t%s,%s,8\n\t%s\t%s,0(%s)\n", \
2713 TARGET_64BIT ? "dsubu" : "subu", \
2714 reg_names[STACK_POINTER_REGNUM], \
2715 reg_names[STACK_POINTER_REGNUM], \
2716 TARGET_64BIT ? "sd" : "sw", \
2718 reg_names[STACK_POINTER_REGNUM]); \
2722 #define ASM_OUTPUT_REG_POP(STREAM,REGNO) \
2725 if (! set_noreorder) \
2726 fprintf (STREAM, "\t.set\tnoreorder\n"); \
2728 fprintf (STREAM, "\t%s\t%s,0(%s)\n\t%s\t%s,%s,8\n", \
2729 TARGET_64BIT ? "ld" : "lw", \
2731 reg_names[STACK_POINTER_REGNUM], \
2732 TARGET_64BIT ? "daddu" : "addu", \
2733 reg_names[STACK_POINTER_REGNUM], \
2734 reg_names[STACK_POINTER_REGNUM]); \
2736 if (! set_noreorder) \
2737 fprintf (STREAM, "\t.set\treorder\n"); \
2741 /* How to start an assembler comment.
2742 The leading space is important (the mips native assembler requires it). */
2743 #ifndef ASM_COMMENT_START
2744 #define ASM_COMMENT_START " #"
2747 /* Default definitions for size_t and ptrdiff_t. We must override the
2748 definitions from ../svr4.h on mips-*-linux-gnu. */
2751 #define SIZE_TYPE (POINTER_SIZE == 64 ? "long unsigned int" : "unsigned int")
2754 #define PTRDIFF_TYPE (POINTER_SIZE == 64 ? "long int" : "int")
2757 /* Since the bits of the _init and _fini function is spread across
2758 many object files, each potentially with its own GP, we must assume
2759 we need to load our GP. We don't preserve $gp or $ra, since each
2760 init/fini chunk is supposed to initialize $gp, and crti/crtn
2761 already take care of preserving $ra and, when appropriate, $gp. */
2762 #if (defined _ABIO32 && _MIPS_SIM == _ABIO32)
2763 #define CRT_CALL_STATIC_FUNCTION(SECTION_OP, FUNC) \
2764 asm (SECTION_OP "\n\
2770 jal " USER_LABEL_PREFIX #FUNC "\n\
2771 " TEXT_SECTION_ASM_OP);
2772 #endif /* Switch to #elif when we're no longer limited by K&R C. */
2773 #if (defined _ABIN32 && _MIPS_SIM == _ABIN32) \
2774 || (defined _ABI64 && _MIPS_SIM == _ABI64)
2775 #define CRT_CALL_STATIC_FUNCTION(SECTION_OP, FUNC) \
2776 asm (SECTION_OP "\n\
2781 .cpsetup $31, $2, 1b\n\
2782 jal " USER_LABEL_PREFIX #FUNC "\n\
2783 " TEXT_SECTION_ASM_OP);
2788 #define HAVE_AS_TLS 0
OSDN Git Service
