1 /* Definitions of target machine for GNU compiler,
2 for Motorola M*CORE Processor.
3 Copyright (C) 1993, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2007,
4 2008 Free Software Foundation, Inc.
6 This file is part of GCC.
8 GCC is free software; you can redistribute it and/or modify it
9 under the terms of the GNU General Public License as published
10 by the Free Software Foundation; either version 3, or (at your
11 option) any later version.
13 GCC is distributed in the hope that it will be useful, but WITHOUT
14 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
16 License for more details.
18 You should have received a copy of the GNU General Public License
19 along with GCC; see the file COPYING3. If not see
20 <http://www.gnu.org/licenses/>. */
25 /* RBE: need to move these elsewhere. */
27 #define MCORE_STRUCT_ARGS
28 /* RBE: end of "move elsewhere". */
30 /* Run-time Target Specification. */
33 /* Get tree.c to declare a target-specific specialization of
34 merge_decl_attributes. */
35 #define TARGET_DLLIMPORT_DECL_ATTRIBUTES 1
37 #define TARGET_CPU_CPP_BUILTINS() \
40 builtin_define ("__mcore__"); \
41 builtin_define ("__MCORE__"); \
42 if (TARGET_LITTLE_END) \
43 builtin_define ("__MCORELE__"); \
45 builtin_define ("__MCOREBE__"); \
47 builtin_define ("__M340__"); \
49 builtin_define ("__M210__"); \
53 /* If -m4align is ever re-enabled then add this line to the definition of CPP_SPEC
54 %{!m4align:-D__MCORE_ALIGN_8__} %{m4align:-D__MCORE__ALIGN_4__}. */
56 #define CPP_SPEC "%{m210:%{mlittle-endian:%ethe m210 does not have little endian support}}"
58 /* We don't have a -lg library, so don't put it in the list. */
60 #define LIB_SPEC "%{!shared: %{!p:%{!pg:-lc}}%{p:-lc_p}%{pg:-lc_p}}"
63 #define ASM_SPEC "%{mbig-endian:-EB} %{m210:-cpu=210 -EB}"
66 #define LINK_SPEC "%{mbig-endian:-EB} %{m210:-EB} -X"
68 #define TARGET_DEFAULT \
76 #ifndef MULTILIB_DEFAULTS
77 #define MULTILIB_DEFAULTS { "mlittle-endian", "m340" }
80 /* The ability to have 4 byte alignment is being suppressed for now.
81 If this ability is reenabled, you must disable the definition below
82 *and* edit t-mcore to enable multilibs for 4 byte alignment code. */
84 #define TARGET_8ALIGN 1
86 extern char * mcore_current_function_name;
88 /* The MCore ABI says that bitfields are unsigned by default. */
89 #define CC1_SPEC "-funsigned-bitfields"
91 /* What options are we going to default to specific settings when
92 -O* happens; the user can subsequently override these settings.
94 Omitting the frame pointer is a very good idea on the MCore.
95 Scheduling isn't worth anything on the current MCore implementation. */
96 #define OPTIMIZATION_OPTIONS(LEVEL,SIZE) \
100 flag_no_function_cse = 1; \
101 flag_omit_frame_pointer = 1; \
105 flag_caller_saves = 0; \
106 flag_schedule_insns = 0; \
107 flag_schedule_insns_after_reload = 0; \
112 target_flags &= ~MASK_HARDLIT; \
116 /* What options are we going to force to specific settings,
117 regardless of what the user thought he wanted.
118 We also use this for some post-processing of options. */
119 #define OVERRIDE_OPTIONS mcore_override_options ()
121 /* Target machine storage Layout. */
123 #define PROMOTE_MODE(MODE,UNSIGNEDP,TYPE) \
124 if (GET_MODE_CLASS (MODE) == MODE_INT \
125 && GET_MODE_SIZE (MODE) < UNITS_PER_WORD) \
131 /* Define this if most significant bit is lowest numbered
132 in instructions that operate on numbered bit-fields. */
133 #define BITS_BIG_ENDIAN 0
135 /* Define this if most significant byte of a word is the lowest numbered. */
136 #define BYTES_BIG_ENDIAN (! TARGET_LITTLE_END)
138 /* Define this if most significant word of a multiword number is the lowest
140 #define WORDS_BIG_ENDIAN (! TARGET_LITTLE_END)
142 #define LIBGCC2_WORDS_BIG_ENDIAN 1
144 #undef LIBGCC2_WORDS_BIG_ENDIAN
145 #define LIBGCC2_WORDS_BIG_ENDIAN 0
148 #define MAX_BITS_PER_WORD 32
150 /* Width of a word, in units (bytes). */
151 #define UNITS_PER_WORD 4
153 /* A C expression for the size in bits of the type `long long' on the
154 target machine. If you don't define this, the default is two
156 #define LONG_LONG_TYPE_SIZE 64
158 /* Allocation boundary (in *bits*) for storing arguments in argument list. */
159 #define PARM_BOUNDARY 32
161 /* Doubles must be aligned to an 8 byte boundary. */
162 #define FUNCTION_ARG_BOUNDARY(MODE, TYPE) \
163 ((MODE != BLKmode && (GET_MODE_SIZE (MODE) == 8)) \
164 ? BIGGEST_ALIGNMENT : PARM_BOUNDARY)
166 /* Boundary (in *bits*) on which stack pointer should be aligned. */
167 #define STACK_BOUNDARY (TARGET_8ALIGN ? 64 : 32)
169 /* Largest increment in UNITS we allow the stack to grow in a single operation. */
170 extern int mcore_stack_increment;
171 #define STACK_UNITS_MAXSTEP 4096
173 /* Allocation boundary (in *bits*) for the code of a function. */
174 #define FUNCTION_BOUNDARY ((TARGET_OVERALIGN_FUNC) ? 32 : 16)
176 /* Alignment of field after `int : 0' in a structure. */
177 #define EMPTY_FIELD_BOUNDARY 32
179 /* No data type wants to be aligned rounder than this. */
180 #define BIGGEST_ALIGNMENT (TARGET_8ALIGN ? 64 : 32)
182 /* The best alignment to use in cases where we have a choice. */
183 #define FASTEST_ALIGNMENT 32
185 /* Every structures size must be a multiple of 8 bits. */
186 #define STRUCTURE_SIZE_BOUNDARY 8
188 /* Look at the fundamental type that is used for a bit-field and use
189 that to impose alignment on the enclosing structure.
190 struct s {int a:8}; should have same alignment as "int", not "char". */
191 #define PCC_BITFIELD_TYPE_MATTERS 1
193 /* Largest integer machine mode for structures. If undefined, the default
194 is GET_MODE_SIZE(DImode). */
195 #define MAX_FIXED_MODE_SIZE 32
197 /* Make strings word-aligned so strcpy from constants will be faster. */
198 #define CONSTANT_ALIGNMENT(EXP, ALIGN) \
199 ((TREE_CODE (EXP) == STRING_CST \
200 && (ALIGN) < FASTEST_ALIGNMENT) \
201 ? FASTEST_ALIGNMENT : (ALIGN))
203 /* Make arrays of chars word-aligned for the same reasons. */
204 #define DATA_ALIGNMENT(TYPE, ALIGN) \
205 (TREE_CODE (TYPE) == ARRAY_TYPE \
206 && TYPE_MODE (TREE_TYPE (TYPE)) == QImode \
207 && (ALIGN) < FASTEST_ALIGNMENT ? FASTEST_ALIGNMENT : (ALIGN))
209 /* Set this nonzero if move instructions will actually fail to work
210 when given unaligned data. */
211 #define STRICT_ALIGNMENT 1
213 /* Standard register usage. */
215 /* Register allocation for our first guess
218 r1 scratch, target reg for xtrb?
222 ap arg pointer (doesn't really exist, always eliminated)
224 fp frame pointer (doesn't really exist, always eliminated)
225 x19 two control registers. */
227 /* Number of actual hardware registers.
228 The hardware registers are assigned numbers for the compiler
229 from 0 to just below FIRST_PSEUDO_REGISTER.
230 All registers that the compiler knows about must be given numbers,
231 even those that are not normally considered general registers.
233 MCore has 16 integer registers and 2 control registers + the arg
236 #define FIRST_PSEUDO_REGISTER 20
238 #define R1_REG 1 /* Where literals are forced. */
239 #define LK_REG 15 /* Overloaded on general register. */
240 #define AP_REG 16 /* Fake arg pointer register. */
241 /* RBE: mcore.md depends on CC_REG being set to 17. */
242 #define CC_REG 17 /* Can't name it C_REG. */
243 #define FP_REG 18 /* Fake frame pointer register. */
245 /* Specify the registers used for certain standard purposes.
246 The values of these macros are register numbers. */
249 #undef PC_REGNUM /* Define this if the program counter is overloaded on a register. */
250 #define STACK_POINTER_REGNUM 0 /* Register to use for pushing function arguments. */
251 #define FRAME_POINTER_REGNUM 8 /* When we need FP, use r8. */
253 /* The assembler's names for the registers. RFP need not always be used as
254 the Real framepointer; it can also be used as a normal general register.
255 Note that the name `fp' is horribly misleading since `fp' is in fact only
256 the argument-and-return-context pointer. */
257 #define REGISTER_NAMES \
259 "sp", "r1", "r2", "r3", "r4", "r5", "r6", "r7", \
260 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", \
261 "apvirtual", "c", "fpvirtual", "x19" \
264 /* 1 for registers that have pervasive standard uses
265 and are not available for the register allocator. */
266 #define FIXED_REGISTERS \
267 /* r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 ap c fp x19 */ \
268 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1}
270 /* 1 for registers not available across function calls.
271 These must include the FIXED_REGISTERS and also any
272 registers that can be used without being saved.
273 The latter must include the registers where values are returned
274 and the register where structure-value addresses are passed.
275 Aside from that, you can include as many other registers as you like. */
277 /* RBE: r15 {link register} not available across calls,
278 But we don't mark it that way here.... */
279 #define CALL_USED_REGISTERS \
280 /* r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 ap c fp x19 */ \
281 { 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1}
283 /* The order in which register should be allocated. */
284 #define REG_ALLOC_ORDER \
285 /* r7 r6 r5 r4 r3 r2 r15 r14 r13 r12 r11 r10 r9 r8 r1 r0 ap c fp x19*/ \
286 { 7, 6, 5, 4, 3, 2, 15, 14, 13, 12, 11, 10, 9, 8, 1, 0, 16, 17, 18, 19}
288 /* Return number of consecutive hard regs needed starting at reg REGNO
289 to hold something of mode MODE.
290 This is ordinarily the length in words of a value of mode MODE
291 but can be less for certain modes in special long registers.
293 On the MCore regs are UNITS_PER_WORD bits wide; */
294 #define HARD_REGNO_NREGS(REGNO, MODE) \
295 (((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD))
297 /* Value is 1 if hard register REGNO can hold a value of machine-mode MODE.
298 We may keep double values in even registers. */
299 #define HARD_REGNO_MODE_OK(REGNO, MODE) \
300 ((TARGET_8ALIGN && GET_MODE_SIZE (MODE) > UNITS_PER_WORD) ? (((REGNO) & 1) == 0) : (REGNO < 18))
302 /* Value is 1 if it is a good idea to tie two pseudo registers
303 when one has mode MODE1 and one has mode MODE2.
304 If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,
305 for any hard reg, then this must be 0 for correct output. */
306 #define MODES_TIEABLE_P(MODE1, MODE2) \
307 ((MODE1) == (MODE2) || GET_MODE_CLASS (MODE1) == GET_MODE_CLASS (MODE2))
309 /* Value should be nonzero if functions must have frame pointers.
310 Zero means the frame pointer need not be set up (and parms may be accessed
311 via the stack pointer) in functions that seem suitable. */
312 #define FRAME_POINTER_REQUIRED 0
314 /* Definitions for register eliminations.
316 We have two registers that can be eliminated on the MCore. First, the
317 frame pointer register can often be eliminated in favor of the stack
318 pointer register. Secondly, the argument pointer register can always be
319 eliminated; it is replaced with either the stack or frame pointer. */
321 /* Base register for access to arguments of the function. */
322 #define ARG_POINTER_REGNUM 16
324 /* Register in which the static-chain is passed to a function. */
325 #define STATIC_CHAIN_REGNUM 1
327 /* This is an array of structures. Each structure initializes one pair
328 of eliminable registers. The "from" register number is given first,
329 followed by "to". Eliminations of the same "from" register are listed
330 in order of preference. */
331 #define ELIMINABLE_REGS \
332 {{ FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
333 { ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
334 { ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM},}
336 /* Given FROM and TO register numbers, say whether this elimination
338 #define CAN_ELIMINATE(FROM, TO) \
339 (!((FROM) == FRAME_POINTER_REGNUM && FRAME_POINTER_REQUIRED))
341 /* Define the offset between two registers, one to be eliminated, and the other
342 its replacement, at the start of a routine. */
343 #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
344 OFFSET = mcore_initial_elimination_offset (FROM, TO)
346 /* Define the classes of registers for register constraints in the
347 machine description. Also define ranges of constants.
349 One of the classes must always be named ALL_REGS and include all hard regs.
350 If there is more than one class, another class must be named NO_REGS
351 and contain no registers.
353 The name GENERAL_REGS must be the name of a class (or an alias for
354 another name such as ALL_REGS). This is the class of registers
355 that is allowed by "g" or "r" in a register constraint.
356 Also, registers outside this class are allocated only when
357 instructions express preferences for them.
359 The classes must be numbered in nondecreasing order; that is,
360 a larger-numbered class must never be contained completely
361 in a smaller-numbered class.
363 For any two classes, it is very desirable that there be another
364 class that represents their union. */
366 /* The MCore has only general registers. There are
367 also some special purpose registers: the T bit register, the
368 procedure Link and the Count Registers. */
380 #define N_REG_CLASSES (int) LIM_REG_CLASSES
382 #define IRA_COVER_CLASSES \
384 GENERAL_REGS, C_REGS, LIM_REG_CLASSES \
388 /* Give names of register classes as strings for dump file. */
389 #define REG_CLASS_NAMES \
399 /* Define which registers fit in which classes.
400 This is an initializer for a vector of HARD_REG_SET
401 of length N_REG_CLASSES. */
403 /* ??? STACK_POINTER_REGNUM should be excluded from LRW_REGS. */
404 #define REG_CLASS_CONTENTS \
406 {0x000000}, /* NO_REGS */ \
407 {0x000002}, /* ONLYR1_REGS */ \
408 {0x007FFE}, /* LRW_REGS */ \
409 {0x01FFFF}, /* GENERAL_REGS */ \
410 {0x020000}, /* C_REGS */ \
411 {0x0FFFFF} /* ALL_REGS */ \
414 /* The same information, inverted:
415 Return the class number of the smallest class containing
416 reg number REGNO. This could be a conditional expression
417 or could index an array. */
419 extern const int regno_reg_class[FIRST_PSEUDO_REGISTER];
420 #define REGNO_REG_CLASS(REGNO) regno_reg_class[REGNO]
422 /* When defined, the compiler allows registers explicitly used in the
423 rtl to be used as spill registers but prevents the compiler from
424 extending the lifetime of these registers. */
425 #define SMALL_REGISTER_CLASSES 1
427 /* The class value for index registers, and the one for base regs. */
428 #define INDEX_REG_CLASS NO_REGS
429 #define BASE_REG_CLASS GENERAL_REGS
431 /* Get reg_class from a letter such as appears in the machine
433 extern const enum reg_class reg_class_from_letter[];
435 #define REG_CLASS_FROM_LETTER(C) \
436 (ISLOWER (C) ? reg_class_from_letter[(C) - 'a'] : NO_REGS)
438 /* The letters I, J, K, L, M, N, O, and P in a register constraint string
439 can be used to stand for particular ranges of immediate operands.
440 This macro defines what the ranges are.
441 C is the letter, and VALUE is a constant value.
442 Return 1 if VALUE is in the range specified by C.
443 I: loadable by movi (0..127)
444 J: arithmetic operand 1..32
445 K: shift operand 0..31
446 L: negative arithmetic operand -1..-32
447 M: powers of two, constants loadable by bgeni
448 N: powers of two minus 1, constants loadable by bmaski, including -1
449 O: allowed by cmov with two constants +/- 1 of each other
450 P: values we will generate 'inline' -- without an 'lrw'
452 Others defined for use after reload
455 S: 0/1/2 cleared bits out of 32 [for bclri's]
456 T: 2 set bits out of 32 [for bseti's]
458 xxxS: 1 cleared bit out of 32 (complement of power of 2). for bclri
459 xxxT: 2 cleared bits out of 32. for pairs of bclris. */
460 #define CONST_OK_FOR_I(VALUE) (((HOST_WIDE_INT)(VALUE)) >= 0 && ((HOST_WIDE_INT)(VALUE)) <= 0x7f)
461 #define CONST_OK_FOR_J(VALUE) (((HOST_WIDE_INT)(VALUE)) > 0 && ((HOST_WIDE_INT)(VALUE)) <= 32)
462 #define CONST_OK_FOR_L(VALUE) (((HOST_WIDE_INT)(VALUE)) < 0 && ((HOST_WIDE_INT)(VALUE)) >= -32)
463 #define CONST_OK_FOR_K(VALUE) (((HOST_WIDE_INT)(VALUE)) >= 0 && ((HOST_WIDE_INT)(VALUE)) <= 31)
464 #define CONST_OK_FOR_M(VALUE) (exact_log2 (VALUE) >= 0 && exact_log2 (VALUE) <= 30)
465 #define CONST_OK_FOR_N(VALUE) (((HOST_WIDE_INT)(VALUE)) == -1 || (exact_log2 ((VALUE) + 1) >= 0 && exact_log2 ((VALUE) + 1) <= 30))
466 #define CONST_OK_FOR_O(VALUE) (CONST_OK_FOR_I(VALUE) || \
467 CONST_OK_FOR_M(VALUE) || \
468 CONST_OK_FOR_N(VALUE) || \
469 CONST_OK_FOR_M((HOST_WIDE_INT)(VALUE) - 1) || \
470 CONST_OK_FOR_N((HOST_WIDE_INT)(VALUE) + 1))
472 #define CONST_OK_FOR_P(VALUE) (mcore_const_ok_for_inline (VALUE))
474 #define CONST_OK_FOR_LETTER_P(VALUE, C) \
475 ((C) == 'I' ? CONST_OK_FOR_I (VALUE) \
476 : (C) == 'J' ? CONST_OK_FOR_J (VALUE) \
477 : (C) == 'L' ? CONST_OK_FOR_L (VALUE) \
478 : (C) == 'K' ? CONST_OK_FOR_K (VALUE) \
479 : (C) == 'M' ? CONST_OK_FOR_M (VALUE) \
480 : (C) == 'N' ? CONST_OK_FOR_N (VALUE) \
481 : (C) == 'P' ? CONST_OK_FOR_P (VALUE) \
482 : (C) == 'O' ? CONST_OK_FOR_O (VALUE) \
485 /* Similar, but for floating constants, and defining letters G and H.
486 Here VALUE is the CONST_DOUBLE rtx itself. */
487 #define CONST_DOUBLE_OK_FOR_LETTER_P(VALUE, C) \
488 ((C) == 'G' ? CONST_OK_FOR_I (CONST_DOUBLE_HIGH (VALUE)) \
489 && CONST_OK_FOR_I (CONST_DOUBLE_LOW (VALUE)) \
492 /* Letters in the range `Q' through `U' in a register constraint string
493 may be defined in a machine-dependent fashion to stand for arbitrary
495 #define EXTRA_CONSTRAINT(OP, C) \
496 ((C) == 'R' ? (GET_CODE (OP) == MEM \
497 && GET_CODE (XEXP (OP, 0)) == LABEL_REF) \
498 : (C) == 'S' ? (GET_CODE (OP) == CONST_INT \
499 && mcore_num_zeros (INTVAL (OP)) <= 2) \
500 : (C) == 'T' ? (GET_CODE (OP) == CONST_INT \
501 && mcore_num_ones (INTVAL (OP)) == 2) \
502 : (C) == 'Q' ? (GET_CODE (OP) == CONST_INT \
503 && INTVAL(OP) == 1) \
504 : (C) == 'U' ? (GET_CODE (OP) == CONST_INT \
505 && INTVAL(OP) == 0) \
508 /* Given an rtx X being reloaded into a reg required to be
509 in class CLASS, return the class of reg to actually use.
510 In general this is just CLASS; but on some machines
511 in some cases it is preferable to use a more restrictive class. */
512 #define PREFERRED_RELOAD_CLASS(X, CLASS) mcore_reload_class (X, CLASS)
514 /* Return the register class of a scratch register needed to copy IN into
515 or out of a register in CLASS in MODE. If it can be done directly,
516 NO_REGS is returned. */
517 #define SECONDARY_RELOAD_CLASS(CLASS, MODE, X) \
518 mcore_secondary_reload_class (CLASS, MODE, X)
520 /* Return the maximum number of consecutive registers
521 needed to represent mode MODE in a register of class CLASS.
523 On MCore this is the size of MODE in words. */
524 #define CLASS_MAX_NREGS(CLASS, MODE) \
525 (ROUND_ADVANCE (GET_MODE_SIZE (MODE)))
527 /* Stack layout; function entry, exit and calling. */
529 /* Define the number of register that can hold parameters.
530 These two macros are used only in other macro definitions below. */
532 #define FIRST_PARM_REG 2
533 #define FIRST_RET_REG 2
535 /* Define this if pushing a word on the stack
536 makes the stack pointer a smaller address. */
537 #define STACK_GROWS_DOWNWARD
539 /* Offset within stack frame to start allocating local variables at.
540 If FRAME_GROWS_DOWNWARD, this is the offset to the END of the
541 first local allocated. Otherwise, it is the offset to the BEGINNING
542 of the first local allocated. */
543 #define STARTING_FRAME_OFFSET 0
545 /* If defined, the maximum amount of space required for outgoing arguments
546 will be computed and placed into the variable
547 `crtl->outgoing_args_size'. No space will be pushed
548 onto the stack for each call; instead, the function prologue should
549 increase the stack frame size by this amount. */
550 #define ACCUMULATE_OUTGOING_ARGS 1
552 /* Offset of first parameter from the argument pointer register value. */
553 #define FIRST_PARM_OFFSET(FNDECL) 0
555 /* Value is the number of byte of arguments automatically
556 popped when returning from a subroutine call.
557 FUNTYPE is the data type of the function (as a tree),
558 or for a library call it is an identifier node for the subroutine name.
559 SIZE is the number of bytes of arguments passed on the stack.
561 On the MCore, the callee does not pop any of its arguments that were passed
563 #define RETURN_POPS_ARGS(FUNDECL,FUNTYPE,SIZE) 0
565 /* Define how to find the value returned by a function.
566 VALTYPE is the data type of the value (as a tree).
567 If the precise function being called is known, FUNC is its FUNCTION_DECL;
568 otherwise, FUNC is 0. */
569 #define FUNCTION_VALUE(VALTYPE, FUNC) mcore_function_value (VALTYPE, FUNC)
571 /* Don't default to pcc-struct-return, because gcc is the only compiler, and
572 we want to retain compatibility with older gcc versions. */
573 #define DEFAULT_PCC_STRUCT_RETURN 0
575 /* Define how to find the value returned by a library function
576 assuming the value has mode MODE. */
577 #define LIBCALL_VALUE(MODE) gen_rtx_REG (MODE, FIRST_RET_REG)
579 /* 1 if N is a possible register number for a function value.
580 On the MCore, only r4 can return results. */
581 #define FUNCTION_VALUE_REGNO_P(REGNO) ((REGNO) == FIRST_RET_REG)
583 /* 1 if N is a possible register number for function argument passing. */
584 #define FUNCTION_ARG_REGNO_P(REGNO) \
585 ((REGNO) >= FIRST_PARM_REG && (REGNO) < (NPARM_REGS + FIRST_PARM_REG))
587 /* Define a data type for recording info about an argument list
588 during the scan of that argument list. This data type should
589 hold all necessary information about the function itself
590 and about the args processed so far, enough to enable macros
591 such as FUNCTION_ARG to determine where the next arg should go.
593 On MCore, this is a single integer, which is a number of words
594 of arguments scanned so far (including the invisible argument,
595 if any, which holds the structure-value-address).
596 Thus NARGREGS or more means all following args should go on the stack. */
597 #define CUMULATIVE_ARGS int
599 #define ROUND_ADVANCE(SIZE) \
600 ((SIZE + UNITS_PER_WORD - 1) / UNITS_PER_WORD)
602 /* Round a register number up to a proper boundary for an arg of mode
605 We round to an even reg for things larger than a word. */
606 #define ROUND_REG(X, MODE) \
608 && GET_MODE_UNIT_SIZE ((MODE)) > UNITS_PER_WORD) \
609 ? ((X) + ((X) & 1)) : (X))
612 /* Initialize a variable CUM of type CUMULATIVE_ARGS
613 for a call to a function whose data type is FNTYPE.
614 For a library call, FNTYPE is 0.
616 On MCore, the offset always starts at 0: the first parm reg is always
618 #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT, N_NAMED_ARGS) \
621 /* Update the data in CUM to advance over an argument
622 of mode MODE and data type TYPE.
623 (TYPE is null for libcalls where that information may not be
625 #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
626 ((CUM) = (ROUND_REG ((CUM), (MODE)) \
627 + ((NAMED) * mcore_num_arg_regs (MODE, TYPE)))) \
629 /* Define where to put the arguments to a function. */
630 #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \
631 mcore_function_arg (CUM, MODE, TYPE, NAMED)
633 /* Call the function profiler with a given profile label. */
634 #define FUNCTION_PROFILER(STREAM,LABELNO) \
636 fprintf (STREAM, " trap 1\n"); \
637 fprintf (STREAM, " .align 2\n"); \
638 fprintf (STREAM, " .long LP%d\n", (LABELNO)); \
641 /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,
642 the stack pointer does not matter. The value is tested only in
643 functions that have frame pointers.
644 No definition is equivalent to always zero. */
645 #define EXIT_IGNORE_STACK 0
647 /* Output assembler code for a block containing the constant parts
648 of a trampoline, leaving space for the variable parts.
650 On the MCore, the trampoline looks like:
656 #define TRAMPOLINE_TEMPLATE(FILE) \
658 fprintf ((FILE), " .short 0x7102\n"); \
659 fprintf ((FILE), " .short 0x7d02\n"); \
660 fprintf ((FILE), " .short 0x00cd\n"); \
661 fprintf ((FILE), " .short 0x1e00\n"); \
662 fprintf ((FILE), " .long 0\n"); \
663 fprintf ((FILE), " .long 0\n"); \
666 /* Length in units of the trampoline for entering a nested function. */
667 #define TRAMPOLINE_SIZE 12
669 /* Alignment required for a trampoline in bits. */
670 #define TRAMPOLINE_ALIGNMENT 32
672 /* Emit RTL insns to initialize the variable parts of a trampoline.
673 FNADDR is an RTX for the address of the function's pure code.
674 CXT is an RTX for the static chain value for the function. */
675 #define INITIALIZE_TRAMPOLINE(TRAMP, FNADDR, CXT) \
677 emit_move_insn (gen_rtx_MEM (SImode, plus_constant ((TRAMP), 8)), \
679 emit_move_insn (gen_rtx_MEM (SImode, plus_constant ((TRAMP), 12)), \
683 /* Macros to check register numbers against specific register classes. */
685 /* These assume that REGNO is a hard or pseudo reg number.
686 They give nonzero only if REGNO is a hard reg of the suitable class
687 or a pseudo reg currently allocated to a suitable hard reg.
688 Since they use reg_renumber, they are safe only once reg_renumber
689 has been allocated, which happens in local-alloc.c. */
690 #define REGNO_OK_FOR_BASE_P(REGNO) \
691 ((REGNO) < AP_REG || (unsigned) reg_renumber[(REGNO)] < AP_REG)
693 #define REGNO_OK_FOR_INDEX_P(REGNO) 0
695 /* Maximum number of registers that can appear in a valid memory
697 #define MAX_REGS_PER_ADDRESS 1
699 /* Recognize any constant value that is a valid address. */
700 #define CONSTANT_ADDRESS_P(X) (GET_CODE (X) == LABEL_REF)
702 /* Nonzero if the constant value X is a legitimate general operand.
703 It is given that X satisfies CONSTANT_P or is a CONST_DOUBLE.
705 On the MCore, allow anything but a double. */
706 #define LEGITIMATE_CONSTANT_P(X) (GET_CODE(X) != CONST_DOUBLE \
709 /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx
710 and check its validity for a certain class.
711 We have two alternate definitions for each of them.
712 The usual definition accepts all pseudo regs; the other rejects
713 them unless they have been allocated suitable hard regs.
714 The symbol REG_OK_STRICT causes the latter definition to be used. */
715 #ifndef REG_OK_STRICT
717 /* Nonzero if X is a hard reg that can be used as a base reg
718 or if it is a pseudo reg. */
719 #define REG_OK_FOR_BASE_P(X) \
720 (REGNO (X) <= 16 || REGNO (X) >= FIRST_PSEUDO_REGISTER)
722 /* Nonzero if X is a hard reg that can be used as an index
723 or if it is a pseudo reg. */
724 #define REG_OK_FOR_INDEX_P(X) 0
728 /* Nonzero if X is a hard reg that can be used as a base reg. */
729 #define REG_OK_FOR_BASE_P(X) \
730 REGNO_OK_FOR_BASE_P (REGNO (X))
732 /* Nonzero if X is a hard reg that can be used as an index. */
733 #define REG_OK_FOR_INDEX_P(X) 0
736 /* GO_IF_LEGITIMATE_ADDRESS recognizes an RTL expression
737 that is a valid memory address for an instruction.
738 The MODE argument is the machine mode for the MEM expression
739 that wants to use this address.
741 The other macros defined here are used only in GO_IF_LEGITIMATE_ADDRESS. */
742 #define BASE_REGISTER_RTX_P(X) \
743 (GET_CODE (X) == REG && REG_OK_FOR_BASE_P (X))
745 #define INDEX_REGISTER_RTX_P(X) \
746 (GET_CODE (X) == REG && REG_OK_FOR_INDEX_P (X))
749 /* Jump to LABEL if X is a valid address RTX. This must also take
750 REG_OK_STRICT into account when deciding about valid registers, but it uses
751 the above macros so we are in luck.
756 A legitimate index for a QI is 0..15, for HI is 0..30, for SI is 0..60,
757 and for DI is 0..56 because we use two SI loads, etc. */
758 #define GO_IF_LEGITIMATE_INDEX(MODE, REGNO, OP, LABEL) \
761 if (GET_CODE (OP) == CONST_INT) \
763 if (GET_MODE_SIZE (MODE) >= 4 \
764 && (((unsigned HOST_WIDE_INT) INTVAL (OP)) % 4) == 0 \
765 && ((unsigned HOST_WIDE_INT) INTVAL (OP)) <= 64 - GET_MODE_SIZE (MODE)) \
767 if (GET_MODE_SIZE (MODE) == 2 \
768 && (((unsigned HOST_WIDE_INT) INTVAL (OP)) % 2) == 0 \
769 && ((unsigned HOST_WIDE_INT) INTVAL (OP)) <= 30) \
771 if (GET_MODE_SIZE (MODE) == 1 \
772 && ((unsigned HOST_WIDE_INT) INTVAL (OP)) <= 15) \
778 #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, LABEL) \
780 if (BASE_REGISTER_RTX_P (X)) \
782 else if (GET_CODE (X) == PLUS || GET_CODE (X) == LO_SUM) \
784 rtx xop0 = XEXP (X,0); \
785 rtx xop1 = XEXP (X,1); \
786 if (BASE_REGISTER_RTX_P (xop0)) \
787 GO_IF_LEGITIMATE_INDEX (MODE, REGNO (xop0), xop1, LABEL); \
788 if (BASE_REGISTER_RTX_P (xop1)) \
789 GO_IF_LEGITIMATE_INDEX (MODE, REGNO (xop1), xop0, LABEL); \
793 /* Go to LABEL if ADDR (a legitimate address expression)
794 has an effect that depends on the machine mode it is used for. */
795 #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR,LABEL)
797 /* Specify the machine mode that this machine uses
798 for the index in the tablejump instruction. */
799 #define CASE_VECTOR_MODE SImode
801 /* 'char' is signed by default. */
802 #define DEFAULT_SIGNED_CHAR 0
804 /* The type of size_t unsigned int. */
805 #define SIZE_TYPE "unsigned int"
807 /* Max number of bytes we can move from memory to memory
808 in one reasonably fast instruction. */
811 /* Define if operations between registers always perform the operation
812 on the full register even if a narrower mode is specified. */
813 #define WORD_REGISTER_OPERATIONS
815 /* Define if loading in MODE, an integral mode narrower than BITS_PER_WORD
816 will either zero-extend or sign-extend. The value of this macro should
817 be the code that says which one of the two operations is implicitly
818 done, UNKNOWN if none. */
819 #define LOAD_EXTEND_OP(MODE) ZERO_EXTEND
821 /* Nonzero if access to memory by bytes is slow and undesirable. */
822 #define SLOW_BYTE_ACCESS TARGET_SLOW_BYTES
824 /* Shift counts are truncated to 6-bits (0 to 63) instead of the expected
825 5-bits, so we can not define SHIFT_COUNT_TRUNCATED to true for this
827 #define SHIFT_COUNT_TRUNCATED 0
829 /* All integers have the same format so truncation is easy. */
830 #define TRULY_NOOP_TRUNCATION(OUTPREC,INPREC) 1
832 /* Define this if addresses of constant functions
833 shouldn't be put through pseudo regs where they can be cse'd.
834 Desirable on machines where ordinary constants are expensive
835 but a CALL with constant address is cheap. */
836 /* Why is this defined??? -- dac */
837 #define NO_FUNCTION_CSE 1
839 /* The machine modes of pointers and functions. */
841 #define FUNCTION_MODE Pmode
843 /* Compute extra cost of moving data between one register class
844 and another. All register moves are cheap. */
845 #define REGISTER_MOVE_COST(MODE, SRCCLASS, DSTCLASS) 2
847 #define WORD_REGISTER_OPERATIONS
849 /* Assembler output control. */
850 #define ASM_COMMENT_START "\t//"
852 #define ASM_APP_ON "// inline asm begin\n"
853 #define ASM_APP_OFF "// inline asm end\n"
855 #define FILE_ASM_OP "\t.file\n"
857 /* Switch to the text or data segment. */
858 #define TEXT_SECTION_ASM_OP "\t.text"
859 #define DATA_SECTION_ASM_OP "\t.data"
861 /* Switch into a generic section. */
862 #undef TARGET_ASM_NAMED_SECTION
863 #define TARGET_ASM_NAMED_SECTION mcore_asm_named_section
865 /* This is how to output an insn to push a register on the stack.
866 It need not be very fast code. */
867 #define ASM_OUTPUT_REG_PUSH(FILE,REGNO) \
868 fprintf (FILE, "\tsubi\t %s,%d\n\tstw\t %s,(%s)\n", \
869 reg_names[STACK_POINTER_REGNUM], \
870 (STACK_BOUNDARY / BITS_PER_UNIT), \
872 reg_names[STACK_POINTER_REGNUM])
874 /* Length in instructions of the code output by ASM_OUTPUT_REG_PUSH. */
875 #define REG_PUSH_LENGTH 2
877 /* This is how to output an insn to pop a register from the stack. */
878 #define ASM_OUTPUT_REG_POP(FILE,REGNO) \
879 fprintf (FILE, "\tldw\t %s,(%s)\n\taddi\t %s,%d\n", \
881 reg_names[STACK_POINTER_REGNUM], \
882 reg_names[STACK_POINTER_REGNUM], \
883 (STACK_BOUNDARY / BITS_PER_UNIT))
886 /* Output a reference to a label. */
887 #undef ASM_OUTPUT_LABELREF
888 #define ASM_OUTPUT_LABELREF(STREAM, NAME) \
889 fprintf (STREAM, "%s%s", USER_LABEL_PREFIX, \
890 (* targetm.strip_name_encoding) (NAME))
892 /* This is how to output an assembler line
893 that says to advance the location counter
894 to a multiple of 2**LOG bytes. */
895 #define ASM_OUTPUT_ALIGN(FILE,LOG) \
897 fprintf (FILE, "\t.align\t%d\n", LOG)
899 #ifndef ASM_DECLARE_RESULT
900 #define ASM_DECLARE_RESULT(FILE, RESULT)
903 #define MULTIPLE_SYMBOL_SPACES 1
905 #define SUPPORTS_ONE_ONLY 1
907 /* A pair of macros to output things for the callgraph data.
908 VALUE means (to the tools that reads this info later):
909 0 a call from src to dst
910 1 the call is special (e.g. dst is "unknown" or "alloca")
911 2 the call is special (e.g., the src is a table instead of routine)
913 Frame sizes are augmented with timestamps to help later tools
914 differentiate between static entities with same names in different
916 extern long mcore_current_compilation_timestamp;
917 #define ASM_OUTPUT_CG_NODE(FILE,SRCNAME,VALUE) \
920 if (mcore_current_compilation_timestamp == 0) \
921 mcore_current_compilation_timestamp = time (0); \
922 fprintf ((FILE),"\t.equ\t__$frame$size$_%s_$_%08lx,%d\n", \
923 (SRCNAME), mcore_current_compilation_timestamp, (VALUE)); \
927 #define ASM_OUTPUT_CG_EDGE(FILE,SRCNAME,DSTNAME,VALUE) \
930 fprintf ((FILE),"\t.equ\t__$function$call$_%s_$_%s,%d\n", \
931 (SRCNAME), (DSTNAME), (VALUE)); \
935 /* Globalizing directive for a label. */
936 #define GLOBAL_ASM_OP "\t.export\t"
938 /* The prefix to add to user-visible assembler symbols. */
939 #undef USER_LABEL_PREFIX
940 #define USER_LABEL_PREFIX ""
942 /* Make an internal label into a string. */
943 #undef ASM_GENERATE_INTERNAL_LABEL
944 #define ASM_GENERATE_INTERNAL_LABEL(STRING, PREFIX, NUM) \
945 sprintf (STRING, "*.%s%ld", PREFIX, (long) NUM)
947 /* Jump tables must be 32 bit aligned. */
948 #undef ASM_OUTPUT_CASE_LABEL
949 #define ASM_OUTPUT_CASE_LABEL(STREAM,PREFIX,NUM,TABLE) \
950 fprintf (STREAM, "\t.align 2\n.%s%d:\n", PREFIX, NUM);
952 /* Output a relative address. Not needed since jump tables are absolute
953 but we must define it anyway. */
954 #define ASM_OUTPUT_ADDR_DIFF_ELT(STREAM,BODY,VALUE,REL) \
955 fputs ("- - - ASM_OUTPUT_ADDR_DIFF_ELT called!\n", STREAM)
957 /* Output an element of a dispatch table. */
958 #define ASM_OUTPUT_ADDR_VEC_ELT(STREAM,VALUE) \
959 fprintf (STREAM, "\t.long\t.L%d\n", VALUE)
961 /* Output various types of constants. */
963 /* This is how to output an assembler line
964 that says to advance the location counter by SIZE bytes. */
965 #undef ASM_OUTPUT_SKIP
966 #define ASM_OUTPUT_SKIP(FILE,SIZE) \
967 fprintf (FILE, "\t.fill %d, 1\n", (int)(SIZE))
969 /* This says how to output an assembler line
970 to define a global common symbol, with alignment information. */
971 /* XXX - for now we ignore the alignment. */
972 #undef ASM_OUTPUT_ALIGNED_COMMON
973 #define ASM_OUTPUT_ALIGNED_COMMON(FILE, NAME, SIZE, ALIGN) \
976 if (mcore_dllexport_name_p (NAME)) \
977 MCORE_EXPORT_NAME (FILE, NAME) \
978 if (! mcore_dllimport_name_p (NAME)) \
980 fputs ("\t.comm\t", FILE); \
981 assemble_name (FILE, NAME); \
982 fprintf (FILE, ",%lu\n", (unsigned long)(SIZE)); \
987 /* This says how to output an assembler line
988 to define a local common symbol.... */
989 #undef ASM_OUTPUT_LOCAL
990 #define ASM_OUTPUT_LOCAL(FILE, NAME, SIZE, ROUNDED) \
991 (fputs ("\t.lcomm\t", FILE), \
992 assemble_name (FILE, NAME), \
993 fprintf (FILE, ",%d\n", (int)SIZE))
995 /* ... and how to define a local common symbol whose alignment
996 we wish to specify. ALIGN comes in as bits, we have to turn
998 #undef ASM_OUTPUT_ALIGNED_LOCAL
999 #define ASM_OUTPUT_ALIGNED_LOCAL(FILE, NAME, SIZE, ALIGN) \
1002 fputs ("\t.bss\t", (FILE)); \
1003 assemble_name ((FILE), (NAME)); \
1004 fprintf ((FILE), ",%d,%d\n", (int)(SIZE), (ALIGN) / BITS_PER_UNIT);\
1008 /* Print operand X (an rtx) in assembler syntax to file FILE.
1009 CODE is a letter or dot (`z' in `%z0') or 0 if no letter was specified.
1010 For `%' followed by punctuation, CODE is the punctuation and X is null. */
1011 #define PRINT_OPERAND(STREAM, X, CODE) mcore_print_operand (STREAM, X, CODE)
1013 /* Print a memory address as an operand to reference that memory location. */
1014 #define PRINT_OPERAND_ADDRESS(STREAM,X) mcore_print_operand_address (STREAM, X)
1016 #define PRINT_OPERAND_PUNCT_VALID_P(CHAR) \
1017 ((CHAR)=='.' || (CHAR) == '#' || (CHAR) == '*' || (CHAR) == '^' || (CHAR) == '!')
1019 #endif /* ! GCC_MCORE_H */