1 /* Definitions of target machine for GCC for IA-32.
2 Copyright (C) 1988, 1992, 1994, 1995, 1996, 1997, 1998, 1999, 2000,
3 2001, 2002, 2003, 2004, 2005, 2006, 2007 Free Software Foundation,
6 This file is part of GCC.
8 GCC is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 2, or (at your option)
13 GCC is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
18 You should have received a copy of the GNU General Public License
19 along with GCC; see the file COPYING. If not, write to
20 the Free Software Foundation, 51 Franklin Street, Fifth Floor,
21 Boston, MA 02110-1301, USA. */
23 /* Algorithm to expand string function with. */
35 #define NAX_STRINGOP_ALGS 4
36 /* Specify what algorithm to use for stringops on known size.
37 When size is unknown, the UNKNOWN_SIZE alg is used. When size is
38 known at compile time or estimated via feedback, the SIZE array
39 is walked in order until MAX is greater then the estimate (or -1
40 means infinity). Corresponding ALG is used then.
41 For example initializer:
42 {{256, loop}, {-1, rep_prefix_4_byte}}
43 will use loop for blocks smaller or equal to 256 bytes, rep prefix will
48 const enum stringop_alg unknown_size;
49 const struct stringop_strategy {
51 const enum stringop_alg alg;
52 } size [NAX_STRINGOP_ALGS];
55 /* The purpose of this file is to define the characteristics of the i386,
56 independent of assembler syntax or operating system.
58 Three other files build on this one to describe a specific assembler syntax:
59 bsd386.h, att386.h, and sun386.h.
61 The actual tm.h file for a particular system should include
62 this file, and then the file for the appropriate assembler syntax.
64 Many macros that specify assembler syntax are omitted entirely from
65 this file because they really belong in the files for particular
66 assemblers. These include RP, IP, LPREFIX, PUT_OP_SIZE, USE_STAR,
67 ADDR_BEG, ADDR_END, PRINT_IREG, PRINT_SCALE, PRINT_B_I_S, and many
68 that start with ASM_ or end in ASM_OP. */
70 /* Define the specific costs for a given cpu */
72 struct processor_costs {
73 const int add; /* cost of an add instruction */
74 const int lea; /* cost of a lea instruction */
75 const int shift_var; /* variable shift costs */
76 const int shift_const; /* constant shift costs */
77 const int mult_init[5]; /* cost of starting a multiply
78 in QImode, HImode, SImode, DImode, TImode*/
79 const int mult_bit; /* cost of multiply per each bit set */
80 const int divide[5]; /* cost of a divide/mod
81 in QImode, HImode, SImode, DImode, TImode*/
82 int movsx; /* The cost of movsx operation. */
83 int movzx; /* The cost of movzx operation. */
84 const int large_insn; /* insns larger than this cost more */
85 const int move_ratio; /* The threshold of number of scalar
86 memory-to-memory move insns. */
87 const int movzbl_load; /* cost of loading using movzbl */
88 const int int_load[3]; /* cost of loading integer registers
89 in QImode, HImode and SImode relative
90 to reg-reg move (2). */
91 const int int_store[3]; /* cost of storing integer register
92 in QImode, HImode and SImode */
93 const int fp_move; /* cost of reg,reg fld/fst */
94 const int fp_load[3]; /* cost of loading FP register
95 in SFmode, DFmode and XFmode */
96 const int fp_store[3]; /* cost of storing FP register
97 in SFmode, DFmode and XFmode */
98 const int mmx_move; /* cost of moving MMX register. */
99 const int mmx_load[2]; /* cost of loading MMX register
100 in SImode and DImode */
101 const int mmx_store[2]; /* cost of storing MMX register
102 in SImode and DImode */
103 const int sse_move; /* cost of moving SSE register. */
104 const int sse_load[3]; /* cost of loading SSE register
105 in SImode, DImode and TImode*/
106 const int sse_store[3]; /* cost of storing SSE register
107 in SImode, DImode and TImode*/
108 const int mmxsse_to_integer; /* cost of moving mmxsse register to
109 integer and vice versa. */
110 const int prefetch_block; /* bytes moved to cache for prefetch. */
111 const int simultaneous_prefetches; /* number of parallel prefetch
113 const int branch_cost; /* Default value for BRANCH_COST. */
114 const int fadd; /* cost of FADD and FSUB instructions. */
115 const int fmul; /* cost of FMUL instruction. */
116 const int fdiv; /* cost of FDIV instruction. */
117 const int fabs; /* cost of FABS instruction. */
118 const int fchs; /* cost of FCHS instruction. */
119 const int fsqrt; /* cost of FSQRT instruction. */
120 /* Specify what algorithm
121 to use for stringops on unknown size. */
122 struct stringop_algs memcpy[2], memset[2];
125 extern const struct processor_costs *ix86_cost;
127 /* Macros used in the machine description to test the flags. */
129 /* configure can arrange to make this 2, to force a 486. */
131 #ifndef TARGET_CPU_DEFAULT
132 #define TARGET_CPU_DEFAULT TARGET_CPU_DEFAULT_generic
135 #ifndef TARGET_FPMATH_DEFAULT
136 #define TARGET_FPMATH_DEFAULT \
137 (TARGET_64BIT && TARGET_SSE ? FPMATH_SSE : FPMATH_387)
140 #define TARGET_FLOAT_RETURNS_IN_80387 TARGET_FLOAT_RETURNS
142 /* 64bit Sledgehammer mode. For libgcc2 we make sure this is a
143 compile-time constant. */
147 #define TARGET_64BIT 1
149 #define TARGET_64BIT 0
152 #ifndef TARGET_BI_ARCH
154 #if TARGET_64BIT_DEFAULT
155 #define TARGET_64BIT 1
157 #define TARGET_64BIT 0
162 #define HAS_LONG_COND_BRANCH 1
163 #define HAS_LONG_UNCOND_BRANCH 1
165 #define TARGET_386 (ix86_tune == PROCESSOR_I386)
166 #define TARGET_486 (ix86_tune == PROCESSOR_I486)
167 #define TARGET_PENTIUM (ix86_tune == PROCESSOR_PENTIUM)
168 #define TARGET_PENTIUMPRO (ix86_tune == PROCESSOR_PENTIUMPRO)
169 #define TARGET_GEODE (ix86_tune == PROCESSOR_GEODE)
170 #define TARGET_K6 (ix86_tune == PROCESSOR_K6)
171 #define TARGET_ATHLON (ix86_tune == PROCESSOR_ATHLON)
172 #define TARGET_PENTIUM4 (ix86_tune == PROCESSOR_PENTIUM4)
173 #define TARGET_K8 (ix86_tune == PROCESSOR_K8)
174 #define TARGET_ATHLON_K8 (TARGET_K8 || TARGET_ATHLON)
175 #define TARGET_NOCONA (ix86_tune == PROCESSOR_NOCONA)
176 #define TARGET_CORE2 (ix86_tune == PROCESSOR_CORE2)
177 #define TARGET_GENERIC32 (ix86_tune == PROCESSOR_GENERIC32)
178 #define TARGET_GENERIC64 (ix86_tune == PROCESSOR_GENERIC64)
179 #define TARGET_GENERIC (TARGET_GENERIC32 || TARGET_GENERIC64)
181 #define TUNEMASK (1 << ix86_tune)
182 extern const int x86_use_leave, x86_push_memory, x86_zero_extend_with_and;
183 extern const int x86_use_bit_test, x86_cmove, x86_deep_branch;
184 extern const int x86_branch_hints, x86_unroll_strlen;
185 extern const int x86_double_with_add, x86_partial_reg_stall, x86_movx;
186 extern const int x86_use_himode_fiop, x86_use_simode_fiop;
187 extern const int x86_use_mov0, x86_use_cltd, x86_read_modify_write;
188 extern const int x86_read_modify, x86_split_long_moves;
189 extern const int x86_promote_QImode, x86_single_stringop, x86_fast_prefix;
190 extern const int x86_himode_math, x86_qimode_math, x86_promote_qi_regs;
191 extern const int x86_promote_hi_regs, x86_integer_DFmode_moves;
192 extern const int x86_add_esp_4, x86_add_esp_8, x86_sub_esp_4, x86_sub_esp_8;
193 extern const int x86_partial_reg_dependency, x86_memory_mismatch_stall;
194 extern const int x86_accumulate_outgoing_args, x86_prologue_using_move;
195 extern const int x86_epilogue_using_move, x86_decompose_lea;
196 extern const int x86_arch_always_fancy_math_387, x86_shift1;
197 extern const int x86_sse_partial_reg_dependency, x86_sse_split_regs;
198 extern const int x86_sse_typeless_stores, x86_sse_load0_by_pxor;
199 extern const int x86_use_ffreep;
200 extern const int x86_inter_unit_moves, x86_schedule;
201 extern const int x86_use_bt;
202 extern const int x86_cmpxchg, x86_cmpxchg8b, x86_cmpxchg16b, x86_xadd;
203 extern const int x86_use_incdec;
204 extern const int x86_pad_returns;
205 extern const int x86_bswap;
206 extern const int x86_partial_flag_reg_stall;
207 extern int x86_prefetch_sse;
209 #define TARGET_USE_LEAVE (x86_use_leave & TUNEMASK)
210 #define TARGET_PUSH_MEMORY (x86_push_memory & TUNEMASK)
211 #define TARGET_ZERO_EXTEND_WITH_AND (x86_zero_extend_with_and & TUNEMASK)
212 #define TARGET_USE_BIT_TEST (x86_use_bit_test & TUNEMASK)
213 #define TARGET_UNROLL_STRLEN (x86_unroll_strlen & TUNEMASK)
214 /* For sane SSE instruction set generation we need fcomi instruction. It is
215 safe to enable all CMOVE instructions. */
216 #define TARGET_CMOVE ((x86_cmove & (1 << ix86_arch)) || TARGET_SSE)
217 #define TARGET_FISTTP (TARGET_SSE3 && TARGET_80387)
218 #define TARGET_DEEP_BRANCH_PREDICTION (x86_deep_branch & TUNEMASK)
219 #define TARGET_BRANCH_PREDICTION_HINTS (x86_branch_hints & TUNEMASK)
220 #define TARGET_DOUBLE_WITH_ADD (x86_double_with_add & TUNEMASK)
221 #define TARGET_USE_SAHF ((x86_use_sahf & TUNEMASK) && !TARGET_64BIT)
222 #define TARGET_MOVX (x86_movx & TUNEMASK)
223 #define TARGET_PARTIAL_REG_STALL (x86_partial_reg_stall & TUNEMASK)
224 #define TARGET_PARTIAL_FLAG_REG_STALL (x86_partial_flag_reg_stall & TUNEMASK)
225 #define TARGET_USE_HIMODE_FIOP (x86_use_himode_fiop & TUNEMASK)
226 #define TARGET_USE_SIMODE_FIOP (x86_use_simode_fiop & TUNEMASK)
227 #define TARGET_USE_MOV0 (x86_use_mov0 & TUNEMASK)
228 #define TARGET_USE_CLTD (x86_use_cltd & TUNEMASK)
229 #define TARGET_SPLIT_LONG_MOVES (x86_split_long_moves & TUNEMASK)
230 #define TARGET_READ_MODIFY_WRITE (x86_read_modify_write & TUNEMASK)
231 #define TARGET_READ_MODIFY (x86_read_modify & TUNEMASK)
232 #define TARGET_PROMOTE_QImode (x86_promote_QImode & TUNEMASK)
233 #define TARGET_FAST_PREFIX (x86_fast_prefix & TUNEMASK)
234 #define TARGET_SINGLE_STRINGOP (x86_single_stringop & TUNEMASK)
235 #define TARGET_QIMODE_MATH (x86_qimode_math & TUNEMASK)
236 #define TARGET_HIMODE_MATH (x86_himode_math & TUNEMASK)
237 #define TARGET_PROMOTE_QI_REGS (x86_promote_qi_regs & TUNEMASK)
238 #define TARGET_PROMOTE_HI_REGS (x86_promote_hi_regs & TUNEMASK)
239 #define TARGET_ADD_ESP_4 (x86_add_esp_4 & TUNEMASK)
240 #define TARGET_ADD_ESP_8 (x86_add_esp_8 & TUNEMASK)
241 #define TARGET_SUB_ESP_4 (x86_sub_esp_4 & TUNEMASK)
242 #define TARGET_SUB_ESP_8 (x86_sub_esp_8 & TUNEMASK)
243 #define TARGET_INTEGER_DFMODE_MOVES (x86_integer_DFmode_moves & TUNEMASK)
244 #define TARGET_PARTIAL_REG_DEPENDENCY (x86_partial_reg_dependency & TUNEMASK)
245 #define TARGET_SSE_PARTIAL_REG_DEPENDENCY \
246 (x86_sse_partial_reg_dependency & TUNEMASK)
247 #define TARGET_SSE_SPLIT_REGS (x86_sse_split_regs & TUNEMASK)
248 #define TARGET_SSE_TYPELESS_STORES (x86_sse_typeless_stores & TUNEMASK)
249 #define TARGET_SSE_LOAD0_BY_PXOR (x86_sse_load0_by_pxor & TUNEMASK)
250 #define TARGET_MEMORY_MISMATCH_STALL (x86_memory_mismatch_stall & TUNEMASK)
251 #define TARGET_PROLOGUE_USING_MOVE (x86_prologue_using_move & TUNEMASK)
252 #define TARGET_EPILOGUE_USING_MOVE (x86_epilogue_using_move & TUNEMASK)
253 #define TARGET_PREFETCH_SSE (x86_prefetch_sse)
254 #define TARGET_SHIFT1 (x86_shift1 & TUNEMASK)
255 #define TARGET_USE_FFREEP (x86_use_ffreep & TUNEMASK)
256 #define TARGET_INTER_UNIT_MOVES (x86_inter_unit_moves & TUNEMASK)
257 #define TARGET_FOUR_JUMP_LIMIT (x86_four_jump_limit & TUNEMASK)
258 #define TARGET_SCHEDULE (x86_schedule & TUNEMASK)
259 #define TARGET_USE_BT (x86_use_bt & TUNEMASK)
260 #define TARGET_USE_INCDEC (x86_use_incdec & TUNEMASK)
261 #define TARGET_PAD_RETURNS (x86_pad_returns & TUNEMASK)
263 #define ASSEMBLER_DIALECT (ix86_asm_dialect)
265 #define TARGET_SSE_MATH ((ix86_fpmath & FPMATH_SSE) != 0)
266 #define TARGET_MIX_SSE_I387 ((ix86_fpmath & FPMATH_SSE) \
267 && (ix86_fpmath & FPMATH_387))
269 #define TARGET_GNU_TLS (ix86_tls_dialect == TLS_DIALECT_GNU)
270 #define TARGET_GNU2_TLS (ix86_tls_dialect == TLS_DIALECT_GNU2)
271 #define TARGET_ANY_GNU_TLS (TARGET_GNU_TLS || TARGET_GNU2_TLS)
272 #define TARGET_SUN_TLS (ix86_tls_dialect == TLS_DIALECT_SUN)
274 #define TARGET_CMPXCHG (x86_cmpxchg & (1 << ix86_arch))
275 #define TARGET_CMPXCHG8B (x86_cmpxchg8b & (1 << ix86_arch))
276 #define TARGET_CMPXCHG16B (x86_cmpxchg16b & (1 << ix86_arch))
277 #define TARGET_XADD (x86_xadd & (1 << ix86_arch))
278 #define TARGET_BSWAP (x86_bswap & (1 << ix86_arch))
280 #ifndef TARGET_64BIT_DEFAULT
281 #define TARGET_64BIT_DEFAULT 0
283 #ifndef TARGET_TLS_DIRECT_SEG_REFS_DEFAULT
284 #define TARGET_TLS_DIRECT_SEG_REFS_DEFAULT 0
287 /* Once GDB has been enhanced to deal with functions without frame
288 pointers, we can change this to allow for elimination of
289 the frame pointer in leaf functions. */
290 #define TARGET_DEFAULT 0
292 /* This is not really a target flag, but is done this way so that
293 it's analogous to similar code for Mach-O on PowerPC. darwin.h
294 redefines this to 1. */
295 #define TARGET_MACHO 0
297 /* Subtargets may reset this to 1 in order to enable 96-bit long double
298 with the rounding mode forced to 53 bits. */
299 #define TARGET_96_ROUND_53_LONG_DOUBLE 0
301 /* Sometimes certain combinations of command options do not make
302 sense on a particular target machine. You can define a macro
303 `OVERRIDE_OPTIONS' to take account of this. This macro, if
304 defined, is executed once just after all the command options have
307 Don't use this macro to turn on various extra optimizations for
308 `-O'. That is what `OPTIMIZATION_OPTIONS' is for. */
310 #define OVERRIDE_OPTIONS override_options ()
312 /* Define this to change the optimizations performed by default. */
313 #define OPTIMIZATION_OPTIONS(LEVEL, SIZE) \
314 optimization_options ((LEVEL), (SIZE))
316 /* -march=native handling only makes sense with compiler running on
317 an x86 or x86_64 chip. If changing this condition, also change
318 the condition in driver-i386.c. */
319 #if defined(__i386__) || defined(__x86_64__)
320 /* In driver-i386.c. */
321 extern const char *host_detect_local_cpu (int argc, const char **argv);
322 #define EXTRA_SPEC_FUNCTIONS \
323 { "local_cpu_detect", host_detect_local_cpu },
324 #define HAVE_LOCAL_CPU_DETECT
327 /* Support for configure-time defaults of some command line options.
328 The order here is important so that -march doesn't squash the
329 tune or cpu values. */
330 #define OPTION_DEFAULT_SPECS \
331 {"tune", "%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}" }, \
332 {"cpu", "%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}" }, \
333 {"arch", "%{!march=*:-march=%(VALUE)}"}
335 /* Specs for the compiler proper */
338 #define CC1_CPU_SPEC_1 "\
341 %n`-m386' is deprecated. Use `-march=i386' or `-mtune=i386' instead.\n} \
343 %n`-m486' is deprecated. Use `-march=i486' or `-mtune=i486' instead.\n} \
344 %{mpentium:-mtune=pentium \
345 %n`-mpentium' is deprecated. Use `-march=pentium' or `-mtune=pentium' instead.\n} \
346 %{mpentiumpro:-mtune=pentiumpro \
347 %n`-mpentiumpro' is deprecated. Use `-march=pentiumpro' or `-mtune=pentiumpro' instead.\n} \
349 %n`-mcpu=' is deprecated. Use `-mtune=' or '-march=' instead.\n}} \
351 %{mintel-syntax:-masm=intel \
352 %n`-mintel-syntax' is deprecated. Use `-masm=intel' instead.\n} \
353 %{mno-intel-syntax:-masm=att \
354 %n`-mno-intel-syntax' is deprecated. Use `-masm=att' instead.\n}"
356 #ifndef HAVE_LOCAL_CPU_DETECT
357 #define CC1_CPU_SPEC CC1_CPU_SPEC_1
359 #define CC1_CPU_SPEC CC1_CPU_SPEC_1 \
360 "%{march=native:%<march=native %:local_cpu_detect(arch) \
361 %{!mtune=*:%<mtune=native %:local_cpu_detect(tune)}} \
362 %{mtune=native:%<mtune=native %:local_cpu_detect(tune)}"
366 /* Target CPU builtins. */
367 #define TARGET_CPU_CPP_BUILTINS() \
370 size_t arch_len = strlen (ix86_arch_string); \
371 size_t tune_len = strlen (ix86_tune_string); \
372 int last_arch_char = ix86_arch_string[arch_len - 1]; \
373 int last_tune_char = ix86_tune_string[tune_len - 1]; \
377 builtin_assert ("cpu=x86_64"); \
378 builtin_assert ("machine=x86_64"); \
379 builtin_define ("__amd64"); \
380 builtin_define ("__amd64__"); \
381 builtin_define ("__x86_64"); \
382 builtin_define ("__x86_64__"); \
386 builtin_assert ("cpu=i386"); \
387 builtin_assert ("machine=i386"); \
388 builtin_define_std ("i386"); \
391 /* Built-ins based on -mtune= (or -march= if no \
394 builtin_define ("__tune_i386__"); \
395 else if (TARGET_486) \
396 builtin_define ("__tune_i486__"); \
397 else if (TARGET_PENTIUM) \
399 builtin_define ("__tune_i586__"); \
400 builtin_define ("__tune_pentium__"); \
401 if (last_tune_char == 'x') \
402 builtin_define ("__tune_pentium_mmx__"); \
404 else if (TARGET_PENTIUMPRO) \
406 builtin_define ("__tune_i686__"); \
407 builtin_define ("__tune_pentiumpro__"); \
408 switch (last_tune_char) \
411 builtin_define ("__tune_pentium3__"); \
414 builtin_define ("__tune_pentium2__"); \
418 else if (TARGET_GEODE) \
420 builtin_define ("__tune_geode__"); \
422 else if (TARGET_K6) \
424 builtin_define ("__tune_k6__"); \
425 if (last_tune_char == '2') \
426 builtin_define ("__tune_k6_2__"); \
427 else if (last_tune_char == '3') \
428 builtin_define ("__tune_k6_3__"); \
430 else if (TARGET_ATHLON) \
432 builtin_define ("__tune_athlon__"); \
433 /* Only plain "athlon" lacks SSE. */ \
434 if (last_tune_char != 'n') \
435 builtin_define ("__tune_athlon_sse__"); \
437 else if (TARGET_K8) \
438 builtin_define ("__tune_k8__"); \
439 else if (TARGET_PENTIUM4) \
440 builtin_define ("__tune_pentium4__"); \
441 else if (TARGET_NOCONA) \
442 builtin_define ("__tune_nocona__"); \
443 else if (TARGET_CORE2) \
444 builtin_define ("__tune_core2__"); \
447 builtin_define ("__MMX__"); \
449 builtin_define ("__3dNOW__"); \
450 if (TARGET_3DNOW_A) \
451 builtin_define ("__3dNOW_A__"); \
453 builtin_define ("__SSE__"); \
455 builtin_define ("__SSE2__"); \
457 builtin_define ("__SSE3__"); \
459 builtin_define ("__SSSE3__"); \
460 if (TARGET_SSE_MATH && TARGET_SSE) \
461 builtin_define ("__SSE_MATH__"); \
462 if (TARGET_SSE_MATH && TARGET_SSE2) \
463 builtin_define ("__SSE2_MATH__"); \
465 /* Built-ins based on -march=. */ \
466 if (ix86_arch == PROCESSOR_I486) \
468 builtin_define ("__i486"); \
469 builtin_define ("__i486__"); \
471 else if (ix86_arch == PROCESSOR_PENTIUM) \
473 builtin_define ("__i586"); \
474 builtin_define ("__i586__"); \
475 builtin_define ("__pentium"); \
476 builtin_define ("__pentium__"); \
477 if (last_arch_char == 'x') \
478 builtin_define ("__pentium_mmx__"); \
480 else if (ix86_arch == PROCESSOR_PENTIUMPRO) \
482 builtin_define ("__i686"); \
483 builtin_define ("__i686__"); \
484 builtin_define ("__pentiumpro"); \
485 builtin_define ("__pentiumpro__"); \
487 else if (ix86_arch == PROCESSOR_GEODE) \
489 builtin_define ("__geode"); \
490 builtin_define ("__geode__"); \
492 else if (ix86_arch == PROCESSOR_K6) \
495 builtin_define ("__k6"); \
496 builtin_define ("__k6__"); \
497 if (last_arch_char == '2') \
498 builtin_define ("__k6_2__"); \
499 else if (last_arch_char == '3') \
500 builtin_define ("__k6_3__"); \
502 else if (ix86_arch == PROCESSOR_ATHLON) \
504 builtin_define ("__athlon"); \
505 builtin_define ("__athlon__"); \
506 /* Only plain "athlon" lacks SSE. */ \
507 if (last_arch_char != 'n') \
508 builtin_define ("__athlon_sse__"); \
510 else if (ix86_arch == PROCESSOR_K8) \
512 builtin_define ("__k8"); \
513 builtin_define ("__k8__"); \
515 else if (ix86_arch == PROCESSOR_PENTIUM4) \
517 builtin_define ("__pentium4"); \
518 builtin_define ("__pentium4__"); \
520 else if (ix86_arch == PROCESSOR_NOCONA) \
522 builtin_define ("__nocona"); \
523 builtin_define ("__nocona__"); \
525 else if (ix86_arch == PROCESSOR_CORE2) \
527 builtin_define ("__core2"); \
528 builtin_define ("__core2__"); \
533 #define TARGET_CPU_DEFAULT_i386 0
534 #define TARGET_CPU_DEFAULT_i486 1
535 #define TARGET_CPU_DEFAULT_pentium 2
536 #define TARGET_CPU_DEFAULT_pentium_mmx 3
537 #define TARGET_CPU_DEFAULT_pentiumpro 4
538 #define TARGET_CPU_DEFAULT_pentium2 5
539 #define TARGET_CPU_DEFAULT_pentium3 6
540 #define TARGET_CPU_DEFAULT_pentium4 7
541 #define TARGET_CPU_DEFAULT_geode 8
542 #define TARGET_CPU_DEFAULT_k6 9
543 #define TARGET_CPU_DEFAULT_k6_2 10
544 #define TARGET_CPU_DEFAULT_k6_3 11
545 #define TARGET_CPU_DEFAULT_athlon 12
546 #define TARGET_CPU_DEFAULT_athlon_sse 13
547 #define TARGET_CPU_DEFAULT_k8 14
548 #define TARGET_CPU_DEFAULT_pentium_m 15
549 #define TARGET_CPU_DEFAULT_prescott 16
550 #define TARGET_CPU_DEFAULT_nocona 17
551 #define TARGET_CPU_DEFAULT_core2 18
552 #define TARGET_CPU_DEFAULT_generic 19
554 #define TARGET_CPU_DEFAULT_NAMES {"i386", "i486", "pentium", "pentium-mmx",\
555 "pentiumpro", "pentium2", "pentium3", \
556 "pentium4", "geode", "k6", "k6-2", "k6-3", \
557 "athlon", "athlon-4", "k8", \
558 "pentium-m", "prescott", "nocona", \
562 #define CC1_SPEC "%(cc1_cpu) "
565 /* This macro defines names of additional specifications to put in the
566 specs that can be used in various specifications like CC1_SPEC. Its
567 definition is an initializer with a subgrouping for each command option.
569 Each subgrouping contains a string constant, that defines the
570 specification name, and a string constant that used by the GCC driver
573 Do not define this macro if it does not need to do anything. */
575 #ifndef SUBTARGET_EXTRA_SPECS
576 #define SUBTARGET_EXTRA_SPECS
579 #define EXTRA_SPECS \
580 { "cc1_cpu", CC1_CPU_SPEC }, \
581 SUBTARGET_EXTRA_SPECS
583 /* target machine storage layout */
585 #define LONG_DOUBLE_TYPE_SIZE 80
587 /* Set the value of FLT_EVAL_METHOD in float.h. When using only the
588 FPU, assume that the fpcw is set to extended precision; when using
589 only SSE, rounding is correct; when using both SSE and the FPU,
590 the rounding precision is indeterminate, since either may be chosen
591 apparently at random. */
592 #define TARGET_FLT_EVAL_METHOD \
593 (TARGET_MIX_SSE_I387 ? -1 : TARGET_SSE_MATH ? 0 : 2)
595 #define SHORT_TYPE_SIZE 16
596 #define INT_TYPE_SIZE 32
597 #define FLOAT_TYPE_SIZE 32
598 #define LONG_TYPE_SIZE BITS_PER_WORD
599 #define DOUBLE_TYPE_SIZE 64
600 #define LONG_LONG_TYPE_SIZE 64
602 #if defined (TARGET_BI_ARCH) || TARGET_64BIT_DEFAULT
603 #define MAX_BITS_PER_WORD 64
605 #define MAX_BITS_PER_WORD 32
608 /* Define this if most significant byte of a word is the lowest numbered. */
609 /* That is true on the 80386. */
611 #define BITS_BIG_ENDIAN 0
613 /* Define this if most significant byte of a word is the lowest numbered. */
614 /* That is not true on the 80386. */
615 #define BYTES_BIG_ENDIAN 0
617 /* Define this if most significant word of a multiword number is the lowest
619 /* Not true for 80386 */
620 #define WORDS_BIG_ENDIAN 0
622 /* Width of a word, in units (bytes). */
623 #define UNITS_PER_WORD (TARGET_64BIT ? 8 : 4)
625 #define MIN_UNITS_PER_WORD (TARGET_64BIT ? 8 : 4)
627 #define MIN_UNITS_PER_WORD 4
630 /* Allocation boundary (in *bits*) for storing arguments in argument list. */
631 #define PARM_BOUNDARY BITS_PER_WORD
633 /* Boundary (in *bits*) on which stack pointer should be aligned. */
634 #define STACK_BOUNDARY BITS_PER_WORD
636 /* Boundary (in *bits*) on which the stack pointer prefers to be
637 aligned; the compiler cannot rely on having this alignment. */
638 #define PREFERRED_STACK_BOUNDARY ix86_preferred_stack_boundary
640 /* As of July 2001, many runtimes do not align the stack properly when
641 entering main. This causes expand_main_function to forcibly align
642 the stack, which results in aligned frames for functions called from
643 main, though it does nothing for the alignment of main itself. */
644 #define FORCE_PREFERRED_STACK_BOUNDARY_IN_MAIN \
645 (ix86_preferred_stack_boundary > STACK_BOUNDARY && !TARGET_64BIT)
647 /* Minimum allocation boundary for the code of a function. */
648 #define FUNCTION_BOUNDARY 8
650 /* C++ stores the virtual bit in the lowest bit of function pointers. */
651 #define TARGET_PTRMEMFUNC_VBIT_LOCATION ptrmemfunc_vbit_in_pfn
653 /* Alignment of field after `int : 0' in a structure. */
655 #define EMPTY_FIELD_BOUNDARY BITS_PER_WORD
657 /* Minimum size in bits of the largest boundary to which any
658 and all fundamental data types supported by the hardware
659 might need to be aligned. No data type wants to be aligned
662 Pentium+ prefers DFmode values to be aligned to 64 bit boundary
663 and Pentium Pro XFmode values at 128 bit boundaries. */
665 #define BIGGEST_ALIGNMENT 128
667 /* Decide whether a variable of mode MODE should be 128 bit aligned. */
668 #define ALIGN_MODE_128(MODE) \
669 ((MODE) == XFmode || SSE_REG_MODE_P (MODE))
671 /* The published ABIs say that doubles should be aligned on word
672 boundaries, so lower the alignment for structure fields unless
673 -malign-double is set. */
675 /* ??? Blah -- this macro is used directly by libobjc. Since it
676 supports no vector modes, cut out the complexity and fall back
677 on BIGGEST_FIELD_ALIGNMENT. */
678 #ifdef IN_TARGET_LIBS
680 #define BIGGEST_FIELD_ALIGNMENT 128
682 #define BIGGEST_FIELD_ALIGNMENT 32
685 #define ADJUST_FIELD_ALIGN(FIELD, COMPUTED) \
686 x86_field_alignment (FIELD, COMPUTED)
689 /* If defined, a C expression to compute the alignment given to a
690 constant that is being placed in memory. EXP is the constant
691 and ALIGN is the alignment that the object would ordinarily have.
692 The value of this macro is used instead of that alignment to align
695 If this macro is not defined, then ALIGN is used.
697 The typical use of this macro is to increase alignment for string
698 constants to be word aligned so that `strcpy' calls that copy
699 constants can be done inline. */
701 #define CONSTANT_ALIGNMENT(EXP, ALIGN) ix86_constant_alignment ((EXP), (ALIGN))
703 /* If defined, a C expression to compute the alignment for a static
704 variable. TYPE is the data type, and ALIGN is the alignment that
705 the object would ordinarily have. The value of this macro is used
706 instead of that alignment to align the object.
708 If this macro is not defined, then ALIGN is used.
710 One use of this macro is to increase alignment of medium-size
711 data to make it all fit in fewer cache lines. Another is to
712 cause character arrays to be word-aligned so that `strcpy' calls
713 that copy constants to character arrays can be done inline. */
715 #define DATA_ALIGNMENT(TYPE, ALIGN) ix86_data_alignment ((TYPE), (ALIGN))
717 /* If defined, a C expression to compute the alignment for a local
718 variable. TYPE is the data type, and ALIGN is the alignment that
719 the object would ordinarily have. The value of this macro is used
720 instead of that alignment to align the object.
722 If this macro is not defined, then ALIGN is used.
724 One use of this macro is to increase alignment of medium-size
725 data to make it all fit in fewer cache lines. */
727 #define LOCAL_ALIGNMENT(TYPE, ALIGN) ix86_local_alignment ((TYPE), (ALIGN))
729 /* If defined, a C expression that gives the alignment boundary, in
730 bits, of an argument with the specified mode and type. If it is
731 not defined, `PARM_BOUNDARY' is used for all arguments. */
733 #define FUNCTION_ARG_BOUNDARY(MODE, TYPE) \
734 ix86_function_arg_boundary ((MODE), (TYPE))
736 /* Set this nonzero if move instructions will actually fail to work
737 when given unaligned data. */
738 #define STRICT_ALIGNMENT 0
740 /* If bit field type is int, don't let it cross an int,
741 and give entire struct the alignment of an int. */
742 /* Required on the 386 since it doesn't have bit-field insns. */
743 #define PCC_BITFIELD_TYPE_MATTERS 1
745 /* Standard register usage. */
747 /* This processor has special stack-like registers. See reg-stack.c
751 #define IS_STACK_MODE(MODE) \
752 (((MODE) == SFmode && (!TARGET_SSE || !TARGET_SSE_MATH)) \
753 || ((MODE) == DFmode && (!TARGET_SSE2 || !TARGET_SSE_MATH)) \
756 /* Number of actual hardware registers.
757 The hardware registers are assigned numbers for the compiler
758 from 0 to just below FIRST_PSEUDO_REGISTER.
759 All registers that the compiler knows about must be given numbers,
760 even those that are not normally considered general registers.
762 In the 80386 we give the 8 general purpose registers the numbers 0-7.
763 We number the floating point registers 8-15.
764 Note that registers 0-7 can be accessed as a short or int,
765 while only 0-3 may be used with byte `mov' instructions.
767 Reg 16 does not correspond to any hardware register, but instead
768 appears in the RTL as an argument pointer prior to reload, and is
769 eliminated during reloading in favor of either the stack or frame
772 #define FIRST_PSEUDO_REGISTER 53
774 /* Number of hardware registers that go into the DWARF-2 unwind info.
775 If not defined, equals FIRST_PSEUDO_REGISTER. */
777 #define DWARF_FRAME_REGISTERS 17
779 /* 1 for registers that have pervasive standard uses
780 and are not available for the register allocator.
781 On the 80386, the stack pointer is such, as is the arg pointer.
783 The value is zero if the register is not fixed on either 32 or
784 64 bit targets, one if the register if fixed on both 32 and 64
785 bit targets, two if it is only fixed on 32bit targets and three
786 if its only fixed on 64bit targets.
787 Proper values are computed in the CONDITIONAL_REGISTER_USAGE.
789 #define FIXED_REGISTERS \
790 /*ax,dx,cx,bx,si,di,bp,sp,st,st1,st2,st3,st4,st5,st6,st7*/ \
791 { 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \
792 /*arg,flags,fpsr,fpcr,frame*/ \
794 /*xmm0,xmm1,xmm2,xmm3,xmm4,xmm5,xmm6,xmm7*/ \
795 0, 0, 0, 0, 0, 0, 0, 0, \
796 /*mmx0,mmx1,mmx2,mmx3,mmx4,mmx5,mmx6,mmx7*/ \
797 0, 0, 0, 0, 0, 0, 0, 0, \
798 /* r8, r9, r10, r11, r12, r13, r14, r15*/ \
799 2, 2, 2, 2, 2, 2, 2, 2, \
800 /*xmm8,xmm9,xmm10,xmm11,xmm12,xmm13,xmm14,xmm15*/ \
801 2, 2, 2, 2, 2, 2, 2, 2}
804 /* 1 for registers not available across function calls.
805 These must include the FIXED_REGISTERS and also any
806 registers that can be used without being saved.
807 The latter must include the registers where values are returned
808 and the register where structure-value addresses are passed.
809 Aside from that, you can include as many other registers as you like.
811 The value is zero if the register is not call used on either 32 or
812 64 bit targets, one if the register if call used on both 32 and 64
813 bit targets, two if it is only call used on 32bit targets and three
814 if its only call used on 64bit targets.
815 Proper values are computed in the CONDITIONAL_REGISTER_USAGE.
817 #define CALL_USED_REGISTERS \
818 /*ax,dx,cx,bx,si,di,bp,sp,st,st1,st2,st3,st4,st5,st6,st7*/ \
819 { 1, 1, 1, 0, 3, 3, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
820 /*arg,flags,fpsr,fpcr,frame*/ \
822 /*xmm0,xmm1,xmm2,xmm3,xmm4,xmm5,xmm6,xmm7*/ \
823 1, 1, 1, 1, 1, 1, 1, 1, \
824 /*mmx0,mmx1,mmx2,mmx3,mmx4,mmx5,mmx6,mmx7*/ \
825 1, 1, 1, 1, 1, 1, 1, 1, \
826 /* r8, r9, r10, r11, r12, r13, r14, r15*/ \
827 1, 1, 1, 1, 2, 2, 2, 2, \
828 /*xmm8,xmm9,xmm10,xmm11,xmm12,xmm13,xmm14,xmm15*/ \
829 1, 1, 1, 1, 1, 1, 1, 1} \
831 /* Order in which to allocate registers. Each register must be
832 listed once, even those in FIXED_REGISTERS. List frame pointer
833 late and fixed registers last. Note that, in general, we prefer
834 registers listed in CALL_USED_REGISTERS, keeping the others
835 available for storage of persistent values.
837 The ORDER_REGS_FOR_LOCAL_ALLOC actually overwrite the order,
838 so this is just empty initializer for array. */
840 #define REG_ALLOC_ORDER \
841 { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17,\
842 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, \
843 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, \
846 /* ORDER_REGS_FOR_LOCAL_ALLOC is a macro which permits reg_alloc_order
847 to be rearranged based on a particular function. When using sse math,
848 we want to allocate SSE before x87 registers and vice versa. */
850 #define ORDER_REGS_FOR_LOCAL_ALLOC x86_order_regs_for_local_alloc ()
853 /* Macro to conditionally modify fixed_regs/call_used_regs. */
854 #define CONDITIONAL_REGISTER_USAGE \
857 for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) \
859 if (fixed_regs[i] > 1) \
860 fixed_regs[i] = (fixed_regs[i] == (TARGET_64BIT ? 3 : 2)); \
861 if (call_used_regs[i] > 1) \
862 call_used_regs[i] = (call_used_regs[i] \
863 == (TARGET_64BIT ? 3 : 2)); \
865 if (PIC_OFFSET_TABLE_REGNUM != INVALID_REGNUM) \
867 fixed_regs[PIC_OFFSET_TABLE_REGNUM] = 1; \
868 call_used_regs[PIC_OFFSET_TABLE_REGNUM] = 1; \
873 for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) \
874 if (TEST_HARD_REG_BIT (reg_class_contents[(int)MMX_REGS], i)) \
875 fixed_regs[i] = call_used_regs[i] = 1, reg_names[i] = ""; \
880 for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) \
881 if (TEST_HARD_REG_BIT (reg_class_contents[(int)SSE_REGS], i)) \
882 fixed_regs[i] = call_used_regs[i] = 1, reg_names[i] = ""; \
884 if (! TARGET_80387 && ! TARGET_FLOAT_RETURNS_IN_80387) \
888 COPY_HARD_REG_SET (x, reg_class_contents[(int)FLOAT_REGS]); \
889 for (i = 0; i < FIRST_PSEUDO_REGISTER; i++) \
890 if (TEST_HARD_REG_BIT (x, i)) \
891 fixed_regs[i] = call_used_regs[i] = 1, reg_names[i] = ""; \
893 if (! TARGET_64BIT) \
896 for (i = FIRST_REX_INT_REG; i <= LAST_REX_INT_REG; i++) \
898 for (i = FIRST_REX_SSE_REG; i <= LAST_REX_SSE_REG; i++) \
903 /* Return number of consecutive hard regs needed starting at reg REGNO
904 to hold something of mode MODE.
905 This is ordinarily the length in words of a value of mode MODE
906 but can be less for certain modes in special long registers.
908 Actually there are no two word move instructions for consecutive
909 registers. And only registers 0-3 may have mov byte instructions
913 #define HARD_REGNO_NREGS(REGNO, MODE) \
914 (FP_REGNO_P (REGNO) || SSE_REGNO_P (REGNO) || MMX_REGNO_P (REGNO) \
915 ? (COMPLEX_MODE_P (MODE) ? 2 : 1) \
916 : ((MODE) == XFmode \
917 ? (TARGET_64BIT ? 2 : 3) \
919 ? (TARGET_64BIT ? 4 : 6) \
920 : ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD)))
922 #define HARD_REGNO_NREGS_HAS_PADDING(REGNO, MODE) \
923 ((TARGET_128BIT_LONG_DOUBLE && !TARGET_64BIT) \
924 ? (FP_REGNO_P (REGNO) || SSE_REGNO_P (REGNO) || MMX_REGNO_P (REGNO) \
926 : ((MODE) == XFmode || (MODE) == XCmode)) \
929 #define HARD_REGNO_NREGS_WITH_PADDING(REGNO, MODE) ((MODE) == XFmode ? 4 : 8)
931 #define VALID_SSE2_REG_MODE(MODE) \
932 ((MODE) == V16QImode || (MODE) == V8HImode || (MODE) == V2DFmode \
933 || (MODE) == V2DImode || (MODE) == DFmode)
935 #define VALID_SSE_REG_MODE(MODE) \
936 ((MODE) == TImode || (MODE) == V4SFmode || (MODE) == V4SImode \
937 || (MODE) == SFmode || (MODE) == TFmode)
939 #define VALID_MMX_REG_MODE_3DNOW(MODE) \
940 ((MODE) == V2SFmode || (MODE) == SFmode)
942 #define VALID_MMX_REG_MODE(MODE) \
943 ((MODE) == DImode || (MODE) == V8QImode || (MODE) == V4HImode \
944 || (MODE) == V2SImode || (MODE) == SImode)
946 /* ??? No autovectorization into MMX or 3DNOW until we can reliably
947 place emms and femms instructions. */
948 #define UNITS_PER_SIMD_WORD (TARGET_SSE ? 16 : UNITS_PER_WORD)
950 #define VALID_FP_MODE_P(MODE) \
951 ((MODE) == SFmode || (MODE) == DFmode || (MODE) == XFmode \
952 || (MODE) == SCmode || (MODE) == DCmode || (MODE) == XCmode) \
954 #define VALID_INT_MODE_P(MODE) \
955 ((MODE) == QImode || (MODE) == HImode || (MODE) == SImode \
956 || (MODE) == DImode \
957 || (MODE) == CQImode || (MODE) == CHImode || (MODE) == CSImode \
958 || (MODE) == CDImode \
959 || (TARGET_64BIT && ((MODE) == TImode || (MODE) == CTImode \
960 || (MODE) == TFmode || (MODE) == TCmode)))
962 /* Return true for modes passed in SSE registers. */
963 #define SSE_REG_MODE_P(MODE) \
964 ((MODE) == TImode || (MODE) == V16QImode || (MODE) == TFmode \
965 || (MODE) == V8HImode || (MODE) == V2DFmode || (MODE) == V2DImode \
966 || (MODE) == V4SFmode || (MODE) == V4SImode)
968 /* Value is 1 if hard register REGNO can hold a value of machine-mode MODE. */
970 #define HARD_REGNO_MODE_OK(REGNO, MODE) \
971 ix86_hard_regno_mode_ok ((REGNO), (MODE))
973 /* Value is 1 if it is a good idea to tie two pseudo registers
974 when one has mode MODE1 and one has mode MODE2.
975 If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,
976 for any hard reg, then this must be 0 for correct output. */
978 #define MODES_TIEABLE_P(MODE1, MODE2) ix86_modes_tieable_p (MODE1, MODE2)
980 /* It is possible to write patterns to move flags; but until someone
982 #define AVOID_CCMODE_COPIES
984 /* Specify the modes required to caller save a given hard regno.
985 We do this on i386 to prevent flags from being saved at all.
987 Kill any attempts to combine saving of modes. */
989 #define HARD_REGNO_CALLER_SAVE_MODE(REGNO, NREGS, MODE) \
990 (CC_REGNO_P (REGNO) ? VOIDmode \
991 : (MODE) == VOIDmode && (NREGS) != 1 ? VOIDmode \
992 : (MODE) == VOIDmode ? choose_hard_reg_mode ((REGNO), (NREGS), false)\
993 : (MODE) == HImode && !TARGET_PARTIAL_REG_STALL ? SImode \
994 : (MODE) == QImode && (REGNO) >= 4 && !TARGET_64BIT ? SImode \
996 /* Specify the registers used for certain standard purposes.
997 The values of these macros are register numbers. */
999 /* on the 386 the pc register is %eip, and is not usable as a general
1000 register. The ordinary mov instructions won't work */
1001 /* #define PC_REGNUM */
1003 /* Register to use for pushing function arguments. */
1004 #define STACK_POINTER_REGNUM 7
1006 /* Base register for access to local variables of the function. */
1007 #define HARD_FRAME_POINTER_REGNUM 6
1009 /* Base register for access to local variables of the function. */
1010 #define FRAME_POINTER_REGNUM 20
1012 /* First floating point reg */
1013 #define FIRST_FLOAT_REG 8
1015 /* First & last stack-like regs */
1016 #define FIRST_STACK_REG FIRST_FLOAT_REG
1017 #define LAST_STACK_REG (FIRST_FLOAT_REG + 7)
1019 #define FIRST_SSE_REG (FRAME_POINTER_REGNUM + 1)
1020 #define LAST_SSE_REG (FIRST_SSE_REG + 7)
1022 #define FIRST_MMX_REG (LAST_SSE_REG + 1)
1023 #define LAST_MMX_REG (FIRST_MMX_REG + 7)
1025 #define FIRST_REX_INT_REG (LAST_MMX_REG + 1)
1026 #define LAST_REX_INT_REG (FIRST_REX_INT_REG + 7)
1028 #define FIRST_REX_SSE_REG (LAST_REX_INT_REG + 1)
1029 #define LAST_REX_SSE_REG (FIRST_REX_SSE_REG + 7)
1031 /* Value should be nonzero if functions must have frame pointers.
1032 Zero means the frame pointer need not be set up (and parms
1033 may be accessed via the stack pointer) in functions that seem suitable.
1034 This is computed in `reload', in reload1.c. */
1035 #define FRAME_POINTER_REQUIRED ix86_frame_pointer_required ()
1037 /* Override this in other tm.h files to cope with various OS lossage
1038 requiring a frame pointer. */
1039 #ifndef SUBTARGET_FRAME_POINTER_REQUIRED
1040 #define SUBTARGET_FRAME_POINTER_REQUIRED 0
1043 /* Make sure we can access arbitrary call frames. */
1044 #define SETUP_FRAME_ADDRESSES() ix86_setup_frame_addresses ()
1046 /* Base register for access to arguments of the function. */
1047 #define ARG_POINTER_REGNUM 16
1049 /* Register in which static-chain is passed to a function.
1050 We do use ECX as static chain register for 32 bit ABI. On the
1051 64bit ABI, ECX is an argument register, so we use R10 instead. */
1052 #define STATIC_CHAIN_REGNUM (TARGET_64BIT ? FIRST_REX_INT_REG + 10 - 8 : 2)
1054 /* Register to hold the addressing base for position independent
1055 code access to data items. We don't use PIC pointer for 64bit
1056 mode. Define the regnum to dummy value to prevent gcc from
1057 pessimizing code dealing with EBX.
1059 To avoid clobbering a call-saved register unnecessarily, we renumber
1060 the pic register when possible. The change is visible after the
1061 prologue has been emitted. */
1063 #define REAL_PIC_OFFSET_TABLE_REGNUM 3
1065 #define PIC_OFFSET_TABLE_REGNUM \
1066 ((TARGET_64BIT && ix86_cmodel == CM_SMALL_PIC) \
1067 || !flag_pic ? INVALID_REGNUM \
1068 : reload_completed ? REGNO (pic_offset_table_rtx) \
1069 : REAL_PIC_OFFSET_TABLE_REGNUM)
1071 #define GOT_SYMBOL_NAME "_GLOBAL_OFFSET_TABLE_"
1073 /* A C expression which can inhibit the returning of certain function
1074 values in registers, based on the type of value. A nonzero value
1075 says to return the function value in memory, just as large
1076 structures are always returned. Here TYPE will be a C expression
1077 of type `tree', representing the data type of the value.
1079 Note that values of mode `BLKmode' must be explicitly handled by
1080 this macro. Also, the option `-fpcc-struct-return' takes effect
1081 regardless of this macro. On most systems, it is possible to
1082 leave the macro undefined; this causes a default definition to be
1083 used, whose value is the constant 1 for `BLKmode' values, and 0
1086 Do not use this macro to indicate that structures and unions
1087 should always be returned in memory. You should instead use
1088 `DEFAULT_PCC_STRUCT_RETURN' to indicate this. */
1090 #define RETURN_IN_MEMORY(TYPE) \
1091 ix86_return_in_memory (TYPE)
1093 /* This is overridden by <cygwin.h>. */
1094 #define MS_AGGREGATE_RETURN 0
1096 /* This is overridden by <netware.h>. */
1097 #define KEEP_AGGREGATE_RETURN_POINTER 0
1099 /* Define the classes of registers for register constraints in the
1100 machine description. Also define ranges of constants.
1102 One of the classes must always be named ALL_REGS and include all hard regs.
1103 If there is more than one class, another class must be named NO_REGS
1104 and contain no registers.
1106 The name GENERAL_REGS must be the name of a class (or an alias for
1107 another name such as ALL_REGS). This is the class of registers
1108 that is allowed by "g" or "r" in a register constraint.
1109 Also, registers outside this class are allocated only when
1110 instructions express preferences for them.
1112 The classes must be numbered in nondecreasing order; that is,
1113 a larger-numbered class must never be contained completely
1114 in a smaller-numbered class.
1116 For any two classes, it is very desirable that there be another
1117 class that represents their union.
1119 It might seem that class BREG is unnecessary, since no useful 386
1120 opcode needs reg %ebx. But some systems pass args to the OS in ebx,
1121 and the "b" register constraint is useful in asms for syscalls.
1123 The flags, fpsr and fpcr registers are in no class. */
1128 AREG, DREG, CREG, BREG, SIREG, DIREG,
1129 AD_REGS, /* %eax/%edx for DImode */
1130 Q_REGS, /* %eax %ebx %ecx %edx */
1131 NON_Q_REGS, /* %esi %edi %ebp %esp */
1132 INDEX_REGS, /* %eax %ebx %ecx %edx %esi %edi %ebp */
1133 LEGACY_REGS, /* %eax %ebx %ecx %edx %esi %edi %ebp %esp */
1134 GENERAL_REGS, /* %eax %ebx %ecx %edx %esi %edi %ebp %esp %r8 - %r15*/
1135 FP_TOP_REG, FP_SECOND_REG, /* %st(0) %st(1) */
1145 ALL_REGS, LIM_REG_CLASSES
1148 #define N_REG_CLASSES ((int) LIM_REG_CLASSES)
1150 #define INTEGER_CLASS_P(CLASS) \
1151 reg_class_subset_p ((CLASS), GENERAL_REGS)
1152 #define FLOAT_CLASS_P(CLASS) \
1153 reg_class_subset_p ((CLASS), FLOAT_REGS)
1154 #define SSE_CLASS_P(CLASS) \
1155 ((CLASS) == SSE_REGS)
1156 #define MMX_CLASS_P(CLASS) \
1157 ((CLASS) == MMX_REGS)
1158 #define MAYBE_INTEGER_CLASS_P(CLASS) \
1159 reg_classes_intersect_p ((CLASS), GENERAL_REGS)
1160 #define MAYBE_FLOAT_CLASS_P(CLASS) \
1161 reg_classes_intersect_p ((CLASS), FLOAT_REGS)
1162 #define MAYBE_SSE_CLASS_P(CLASS) \
1163 reg_classes_intersect_p (SSE_REGS, (CLASS))
1164 #define MAYBE_MMX_CLASS_P(CLASS) \
1165 reg_classes_intersect_p (MMX_REGS, (CLASS))
1167 #define Q_CLASS_P(CLASS) \
1168 reg_class_subset_p ((CLASS), Q_REGS)
1170 /* Give names of register classes as strings for dump file. */
1172 #define REG_CLASS_NAMES \
1174 "AREG", "DREG", "CREG", "BREG", \
1177 "Q_REGS", "NON_Q_REGS", \
1181 "FP_TOP_REG", "FP_SECOND_REG", \
1185 "FP_TOP_SSE_REGS", \
1186 "FP_SECOND_SSE_REGS", \
1190 "FLOAT_INT_SSE_REGS", \
1193 /* Define which registers fit in which classes.
1194 This is an initializer for a vector of HARD_REG_SET
1195 of length N_REG_CLASSES. */
1197 #define REG_CLASS_CONTENTS \
1199 { 0x01, 0x0 }, { 0x02, 0x0 }, /* AREG, DREG */ \
1200 { 0x04, 0x0 }, { 0x08, 0x0 }, /* CREG, BREG */ \
1201 { 0x10, 0x0 }, { 0x20, 0x0 }, /* SIREG, DIREG */ \
1202 { 0x03, 0x0 }, /* AD_REGS */ \
1203 { 0x0f, 0x0 }, /* Q_REGS */ \
1204 { 0x1100f0, 0x1fe0 }, /* NON_Q_REGS */ \
1205 { 0x7f, 0x1fe0 }, /* INDEX_REGS */ \
1206 { 0x1100ff, 0x0 }, /* LEGACY_REGS */ \
1207 { 0x1100ff, 0x1fe0 }, /* GENERAL_REGS */ \
1208 { 0x100, 0x0 }, { 0x0200, 0x0 },/* FP_TOP_REG, FP_SECOND_REG */\
1209 { 0xff00, 0x0 }, /* FLOAT_REGS */ \
1210 { 0x1fe00000,0x1fe000 }, /* SSE_REGS */ \
1211 { 0xe0000000, 0x1f }, /* MMX_REGS */ \
1212 { 0x1fe00100,0x1fe000 }, /* FP_TOP_SSE_REG */ \
1213 { 0x1fe00200,0x1fe000 }, /* FP_SECOND_SSE_REG */ \
1214 { 0x1fe0ff00,0x3fe000 }, /* FLOAT_SSE_REGS */ \
1215 { 0x1ffff, 0x1fe0 }, /* FLOAT_INT_REGS */ \
1216 { 0x1fe100ff,0x1fffe0 }, /* INT_SSE_REGS */ \
1217 { 0x1fe1ffff,0x1fffe0 }, /* FLOAT_INT_SSE_REGS */ \
1218 { 0xffffffff,0x1fffff } \
1221 /* The same information, inverted:
1222 Return the class number of the smallest class containing
1223 reg number REGNO. This could be a conditional expression
1224 or could index an array. */
1226 #define REGNO_REG_CLASS(REGNO) (regclass_map[REGNO])
1228 /* When defined, the compiler allows registers explicitly used in the
1229 rtl to be used as spill registers but prevents the compiler from
1230 extending the lifetime of these registers. */
1232 #define SMALL_REGISTER_CLASSES 1
1234 #define QI_REG_P(X) (REG_P (X) && REGNO (X) < 4)
1236 #define GENERAL_REGNO_P(N) \
1237 ((N) <= STACK_POINTER_REGNUM || REX_INT_REGNO_P (N))
1239 #define GENERAL_REG_P(X) \
1240 (REG_P (X) && GENERAL_REGNO_P (REGNO (X)))
1242 #define ANY_QI_REG_P(X) (TARGET_64BIT ? GENERAL_REG_P(X) : QI_REG_P (X))
1244 #define NON_QI_REG_P(X) \
1245 (REG_P (X) && IN_RANGE (REGNO (X), 4, FIRST_PSEUDO_REGISTER - 1))
1247 #define REX_INT_REGNO_P(N) \
1248 IN_RANGE ((N), FIRST_REX_INT_REG, LAST_REX_INT_REG)
1249 #define REX_INT_REG_P(X) (REG_P (X) && REX_INT_REGNO_P (REGNO (X)))
1251 #define FP_REG_P(X) (REG_P (X) && FP_REGNO_P (REGNO (X)))
1252 #define FP_REGNO_P(N) IN_RANGE ((N), FIRST_STACK_REG, LAST_STACK_REG)
1253 #define ANY_FP_REG_P(X) (REG_P (X) && ANY_FP_REGNO_P (REGNO (X)))
1254 #define ANY_FP_REGNO_P(N) (FP_REGNO_P (N) || SSE_REGNO_P (N))
1256 #define SSE_REG_P(N) (REG_P (N) && SSE_REGNO_P (REGNO (N)))
1257 #define SSE_REGNO_P(N) \
1258 (IN_RANGE ((N), FIRST_SSE_REG, LAST_SSE_REG) \
1259 || REX_SSE_REGNO_P (N))
1261 #define REX_SSE_REGNO_P(N) \
1262 IN_RANGE ((N), FIRST_REX_SSE_REG, LAST_REX_SSE_REG)
1264 #define SSE_REGNO(N) \
1265 ((N) < 8 ? FIRST_SSE_REG + (N) : FIRST_REX_SSE_REG + (N) - 8)
1267 #define SSE_FLOAT_MODE_P(MODE) \
1268 ((TARGET_SSE && (MODE) == SFmode) || (TARGET_SSE2 && (MODE) == DFmode))
1270 #define MMX_REG_P(XOP) (REG_P (XOP) && MMX_REGNO_P (REGNO (XOP)))
1271 #define MMX_REGNO_P(N) IN_RANGE ((N), FIRST_MMX_REG, LAST_MMX_REG)
1273 #define STACK_REG_P(XOP) (REG_P (XOP) && STACK_REGNO_P (REGNO (XOP)))
1274 #define STACK_REGNO_P(N) IN_RANGE ((N), FIRST_STACK_REG, LAST_STACK_REG)
1276 #define STACK_TOP_P(XOP) (REG_P (XOP) && REGNO (XOP) == FIRST_STACK_REG)
1278 #define CC_REG_P(X) (REG_P (X) && CC_REGNO_P (REGNO (X)))
1279 #define CC_REGNO_P(X) ((X) == FLAGS_REG || (X) == FPSR_REG)
1281 /* The class value for index registers, and the one for base regs. */
1283 #define INDEX_REG_CLASS INDEX_REGS
1284 #define BASE_REG_CLASS GENERAL_REGS
1286 /* Place additional restrictions on the register class to use when it
1287 is necessary to be able to hold a value of mode MODE in a reload
1288 register for which class CLASS would ordinarily be used. */
1290 #define LIMIT_RELOAD_CLASS(MODE, CLASS) \
1291 ((MODE) == QImode && !TARGET_64BIT \
1292 && ((CLASS) == ALL_REGS || (CLASS) == GENERAL_REGS \
1293 || (CLASS) == LEGACY_REGS || (CLASS) == INDEX_REGS) \
1296 /* Given an rtx X being reloaded into a reg required to be
1297 in class CLASS, return the class of reg to actually use.
1298 In general this is just CLASS; but on some machines
1299 in some cases it is preferable to use a more restrictive class.
1300 On the 80386 series, we prevent floating constants from being
1301 reloaded into floating registers (since no move-insn can do that)
1302 and we ensure that QImodes aren't reloaded into the esi or edi reg. */
1304 /* Put float CONST_DOUBLE in the constant pool instead of fp regs.
1305 QImode must go into class Q_REGS.
1306 Narrow ALL_REGS to GENERAL_REGS. This supports allowing movsf and
1307 movdf to do mem-to-mem moves through integer regs. */
1309 #define PREFERRED_RELOAD_CLASS(X, CLASS) \
1310 ix86_preferred_reload_class ((X), (CLASS))
1312 /* Discourage putting floating-point values in SSE registers unless
1313 SSE math is being used, and likewise for the 387 registers. */
1315 #define PREFERRED_OUTPUT_RELOAD_CLASS(X, CLASS) \
1316 ix86_preferred_output_reload_class ((X), (CLASS))
1318 /* If we are copying between general and FP registers, we need a memory
1319 location. The same is true for SSE and MMX registers. */
1320 #define SECONDARY_MEMORY_NEEDED(CLASS1, CLASS2, MODE) \
1321 ix86_secondary_memory_needed ((CLASS1), (CLASS2), (MODE), 1)
1323 /* QImode spills from non-QI registers need a scratch. This does not
1324 happen often -- the only example so far requires an uninitialized
1327 #define SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, OUT) \
1328 (((CLASS) == GENERAL_REGS || (CLASS) == LEGACY_REGS \
1329 || (CLASS) == INDEX_REGS) && !TARGET_64BIT && (MODE) == QImode \
1332 /* Return the maximum number of consecutive registers
1333 needed to represent mode MODE in a register of class CLASS. */
1334 /* On the 80386, this is the size of MODE in words,
1335 except in the FP regs, where a single reg is always enough. */
1336 #define CLASS_MAX_NREGS(CLASS, MODE) \
1337 (!MAYBE_INTEGER_CLASS_P (CLASS) \
1338 ? (COMPLEX_MODE_P (MODE) ? 2 : 1) \
1339 : (((((MODE) == XFmode ? 12 : GET_MODE_SIZE (MODE))) \
1340 + UNITS_PER_WORD - 1) / UNITS_PER_WORD))
1342 /* A C expression whose value is nonzero if pseudos that have been
1343 assigned to registers of class CLASS would likely be spilled
1344 because registers of CLASS are needed for spill registers.
1346 The default value of this macro returns 1 if CLASS has exactly one
1347 register and zero otherwise. On most machines, this default
1348 should be used. Only define this macro to some other expression
1349 if pseudo allocated by `local-alloc.c' end up in memory because
1350 their hard registers were needed for spill registers. If this
1351 macro returns nonzero for those classes, those pseudos will only
1352 be allocated by `global.c', which knows how to reallocate the
1353 pseudo to another register. If there would not be another
1354 register available for reallocation, you should not change the
1355 definition of this macro since the only effect of such a
1356 definition would be to slow down register allocation. */
1358 #define CLASS_LIKELY_SPILLED_P(CLASS) \
1359 (((CLASS) == AREG) \
1360 || ((CLASS) == DREG) \
1361 || ((CLASS) == CREG) \
1362 || ((CLASS) == BREG) \
1363 || ((CLASS) == AD_REGS) \
1364 || ((CLASS) == SIREG) \
1365 || ((CLASS) == DIREG) \
1366 || ((CLASS) == FP_TOP_REG) \
1367 || ((CLASS) == FP_SECOND_REG))
1369 /* Return a class of registers that cannot change FROM mode to TO mode. */
1371 #define CANNOT_CHANGE_MODE_CLASS(FROM, TO, CLASS) \
1372 ix86_cannot_change_mode_class (FROM, TO, CLASS)
1374 /* Stack layout; function entry, exit and calling. */
1376 /* Define this if pushing a word on the stack
1377 makes the stack pointer a smaller address. */
1378 #define STACK_GROWS_DOWNWARD
1380 /* Define this to nonzero if the nominal address of the stack frame
1381 is at the high-address end of the local variables;
1382 that is, each additional local variable allocated
1383 goes at a more negative offset in the frame. */
1384 #define FRAME_GROWS_DOWNWARD 1
1386 /* Offset within stack frame to start allocating local variables at.
1387 If FRAME_GROWS_DOWNWARD, this is the offset to the END of the
1388 first local allocated. Otherwise, it is the offset to the BEGINNING
1389 of the first local allocated. */
1390 #define STARTING_FRAME_OFFSET 0
1392 /* If we generate an insn to push BYTES bytes,
1393 this says how many the stack pointer really advances by.
1394 On 386, we have pushw instruction that decrements by exactly 2 no
1395 matter what the position was, there is no pushb.
1396 But as CIE data alignment factor on this arch is -4, we need to make
1397 sure all stack pointer adjustments are in multiple of 4.
1399 For 64bit ABI we round up to 8 bytes.
1402 #define PUSH_ROUNDING(BYTES) \
1404 ? (((BYTES) + 7) & (-8)) \
1405 : (((BYTES) + 3) & (-4)))
1407 /* If defined, the maximum amount of space required for outgoing arguments will
1408 be computed and placed into the variable
1409 `current_function_outgoing_args_size'. No space will be pushed onto the
1410 stack for each call; instead, the function prologue should increase the stack
1411 frame size by this amount. */
1413 #define ACCUMULATE_OUTGOING_ARGS TARGET_ACCUMULATE_OUTGOING_ARGS
1415 /* If defined, a C expression whose value is nonzero when we want to use PUSH
1416 instructions to pass outgoing arguments. */
1418 #define PUSH_ARGS (TARGET_PUSH_ARGS && !ACCUMULATE_OUTGOING_ARGS)
1420 /* We want the stack and args grow in opposite directions, even if
1422 #define PUSH_ARGS_REVERSED 1
1424 /* Offset of first parameter from the argument pointer register value. */
1425 #define FIRST_PARM_OFFSET(FNDECL) 0
1427 /* Define this macro if functions should assume that stack space has been
1428 allocated for arguments even when their values are passed in registers.
1430 The value of this macro is the size, in bytes, of the area reserved for
1431 arguments passed in registers for the function represented by FNDECL.
1433 This space can be allocated by the caller, or be a part of the
1434 machine-dependent stack frame: `OUTGOING_REG_PARM_STACK_SPACE' says
1436 #define REG_PARM_STACK_SPACE(FNDECL) 0
1438 /* Value is the number of bytes of arguments automatically
1439 popped when returning from a subroutine call.
1440 FUNDECL is the declaration node of the function (as a tree),
1441 FUNTYPE is the data type of the function (as a tree),
1442 or for a library call it is an identifier node for the subroutine name.
1443 SIZE is the number of bytes of arguments passed on the stack.
1445 On the 80386, the RTD insn may be used to pop them if the number
1446 of args is fixed, but if the number is variable then the caller
1447 must pop them all. RTD can't be used for library calls now
1448 because the library is compiled with the Unix compiler.
1449 Use of RTD is a selectable option, since it is incompatible with
1450 standard Unix calling sequences. If the option is not selected,
1451 the caller must always pop the args.
1453 The attribute stdcall is equivalent to RTD on a per module basis. */
1455 #define RETURN_POPS_ARGS(FUNDECL, FUNTYPE, SIZE) \
1456 ix86_return_pops_args ((FUNDECL), (FUNTYPE), (SIZE))
1458 #define FUNCTION_VALUE_REGNO_P(N) \
1459 ix86_function_value_regno_p (N)
1461 /* Define how to find the value returned by a library function
1462 assuming the value has mode MODE. */
1464 #define LIBCALL_VALUE(MODE) \
1465 ix86_libcall_value (MODE)
1467 /* Define the size of the result block used for communication between
1468 untyped_call and untyped_return. The block contains a DImode value
1469 followed by the block used by fnsave and frstor. */
1471 #define APPLY_RESULT_SIZE (8+108)
1473 /* 1 if N is a possible register number for function argument passing. */
1474 #define FUNCTION_ARG_REGNO_P(N) ix86_function_arg_regno_p (N)
1476 /* Define a data type for recording info about an argument list
1477 during the scan of that argument list. This data type should
1478 hold all necessary information about the function itself
1479 and about the args processed so far, enough to enable macros
1480 such as FUNCTION_ARG to determine where the next arg should go. */
1482 typedef struct ix86_args {
1483 int words; /* # words passed so far */
1484 int nregs; /* # registers available for passing */
1485 int regno; /* next available register number */
1486 int fastcall; /* fastcall calling convention is used */
1487 int sse_words; /* # sse words passed so far */
1488 int sse_nregs; /* # sse registers available for passing */
1489 int warn_sse; /* True when we want to warn about SSE ABI. */
1490 int warn_mmx; /* True when we want to warn about MMX ABI. */
1491 int sse_regno; /* next available sse register number */
1492 int mmx_words; /* # mmx words passed so far */
1493 int mmx_nregs; /* # mmx registers available for passing */
1494 int mmx_regno; /* next available mmx register number */
1495 int maybe_vaarg; /* true for calls to possibly vardic fncts. */
1496 int float_in_sse; /* 1 if in 32-bit mode SFmode (2 for DFmode) should
1497 be passed in SSE registers. Otherwise 0. */
1500 /* Initialize a variable CUM of type CUMULATIVE_ARGS
1501 for a call to a function whose data type is FNTYPE.
1502 For a library call, FNTYPE is 0. */
1504 #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) \
1505 init_cumulative_args (&(CUM), (FNTYPE), (LIBNAME), (FNDECL))
1507 /* Update the data in CUM to advance over an argument
1508 of mode MODE and data type TYPE.
1509 (TYPE is null for libcalls where that information may not be available.) */
1511 #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
1512 function_arg_advance (&(CUM), (MODE), (TYPE), (NAMED))
1514 /* Define where to put the arguments to a function.
1515 Value is zero to push the argument on the stack,
1516 or a hard register in which to store the argument.
1518 MODE is the argument's machine mode.
1519 TYPE is the data type of the argument (as a tree).
1520 This is null for libcalls where that information may
1522 CUM is a variable of type CUMULATIVE_ARGS which gives info about
1523 the preceding args and about the function being called.
1524 NAMED is nonzero if this argument is a named parameter
1525 (otherwise it is an extra parameter matching an ellipsis). */
1527 #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \
1528 function_arg (&(CUM), (MODE), (TYPE), (NAMED))
1530 /* Implement `va_start' for varargs and stdarg. */
1531 #define EXPAND_BUILTIN_VA_START(VALIST, NEXTARG) \
1532 ix86_va_start (VALIST, NEXTARG)
1534 #define TARGET_ASM_FILE_END ix86_file_end
1535 #define NEED_INDICATE_EXEC_STACK 0
1537 /* Output assembler code to FILE to increment profiler label # LABELNO
1538 for profiling a function entry. */
1540 #define FUNCTION_PROFILER(FILE, LABELNO) x86_function_profiler (FILE, LABELNO)
1542 #define MCOUNT_NAME "_mcount"
1544 #define PROFILE_COUNT_REGISTER "edx"
1546 /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,
1547 the stack pointer does not matter. The value is tested only in
1548 functions that have frame pointers.
1549 No definition is equivalent to always zero. */
1550 /* Note on the 386 it might be more efficient not to define this since
1551 we have to restore it ourselves from the frame pointer, in order to
1554 #define EXIT_IGNORE_STACK 1
1556 /* Output assembler code for a block containing the constant parts
1557 of a trampoline, leaving space for the variable parts. */
1559 /* On the 386, the trampoline contains two instructions:
1562 The trampoline is generated entirely at runtime. The operand of JMP
1563 is the address of FUNCTION relative to the instruction following the
1564 JMP (which is 5 bytes long). */
1566 /* Length in units of the trampoline for entering a nested function. */
1568 #define TRAMPOLINE_SIZE (TARGET_64BIT ? 23 : 10)
1570 /* Emit RTL insns to initialize the variable parts of a trampoline.
1571 FNADDR is an RTX for the address of the function's pure code.
1572 CXT is an RTX for the static chain value for the function. */
1574 #define INITIALIZE_TRAMPOLINE(TRAMP, FNADDR, CXT) \
1575 x86_initialize_trampoline ((TRAMP), (FNADDR), (CXT))
1577 /* Definitions for register eliminations.
1579 This is an array of structures. Each structure initializes one pair
1580 of eliminable registers. The "from" register number is given first,
1581 followed by "to". Eliminations of the same "from" register are listed
1582 in order of preference.
1584 There are two registers that can always be eliminated on the i386.
1585 The frame pointer and the arg pointer can be replaced by either the
1586 hard frame pointer or to the stack pointer, depending upon the
1587 circumstances. The hard frame pointer is not used before reload and
1588 so it is not eligible for elimination. */
1590 #define ELIMINABLE_REGS \
1591 {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
1592 { ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}, \
1593 { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
1594 { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}} \
1596 /* Given FROM and TO register numbers, say whether this elimination is
1597 allowed. Frame pointer elimination is automatically handled.
1599 All other eliminations are valid. */
1601 #define CAN_ELIMINATE(FROM, TO) \
1602 ((TO) == STACK_POINTER_REGNUM ? ! frame_pointer_needed : 1)
1604 /* Define the offset between two registers, one to be eliminated, and the other
1605 its replacement, at the start of a routine. */
1607 #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
1608 ((OFFSET) = ix86_initial_elimination_offset ((FROM), (TO)))
1610 /* Addressing modes, and classification of registers for them. */
1612 /* Macros to check register numbers against specific register classes. */
1614 /* These assume that REGNO is a hard or pseudo reg number.
1615 They give nonzero only if REGNO is a hard reg of the suitable class
1616 or a pseudo reg currently allocated to a suitable hard reg.
1617 Since they use reg_renumber, they are safe only once reg_renumber
1618 has been allocated, which happens in local-alloc.c. */
1620 #define REGNO_OK_FOR_INDEX_P(REGNO) \
1621 ((REGNO) < STACK_POINTER_REGNUM \
1622 || REX_INT_REGNO_P (REGNO) \
1623 || (unsigned) reg_renumber[(REGNO)] < STACK_POINTER_REGNUM \
1624 || REX_INT_REGNO_P ((unsigned) reg_renumber[(REGNO)]))
1626 #define REGNO_OK_FOR_BASE_P(REGNO) \
1627 (GENERAL_REGNO_P (REGNO) \
1628 || (REGNO) == ARG_POINTER_REGNUM \
1629 || (REGNO) == FRAME_POINTER_REGNUM \
1630 || GENERAL_REGNO_P ((unsigned) reg_renumber[(REGNO)]))
1632 /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx
1633 and check its validity for a certain class.
1634 We have two alternate definitions for each of them.
1635 The usual definition accepts all pseudo regs; the other rejects
1636 them unless they have been allocated suitable hard regs.
1637 The symbol REG_OK_STRICT causes the latter definition to be used.
1639 Most source files want to accept pseudo regs in the hope that
1640 they will get allocated to the class that the insn wants them to be in.
1641 Source files for reload pass need to be strict.
1642 After reload, it makes no difference, since pseudo regs have
1643 been eliminated by then. */
1646 /* Non strict versions, pseudos are ok. */
1647 #define REG_OK_FOR_INDEX_NONSTRICT_P(X) \
1648 (REGNO (X) < STACK_POINTER_REGNUM \
1649 || REX_INT_REGNO_P (REGNO (X)) \
1650 || REGNO (X) >= FIRST_PSEUDO_REGISTER)
1652 #define REG_OK_FOR_BASE_NONSTRICT_P(X) \
1653 (GENERAL_REGNO_P (REGNO (X)) \
1654 || REGNO (X) == ARG_POINTER_REGNUM \
1655 || REGNO (X) == FRAME_POINTER_REGNUM \
1656 || REGNO (X) >= FIRST_PSEUDO_REGISTER)
1658 /* Strict versions, hard registers only */
1659 #define REG_OK_FOR_INDEX_STRICT_P(X) REGNO_OK_FOR_INDEX_P (REGNO (X))
1660 #define REG_OK_FOR_BASE_STRICT_P(X) REGNO_OK_FOR_BASE_P (REGNO (X))
1662 #ifndef REG_OK_STRICT
1663 #define REG_OK_FOR_INDEX_P(X) REG_OK_FOR_INDEX_NONSTRICT_P (X)
1664 #define REG_OK_FOR_BASE_P(X) REG_OK_FOR_BASE_NONSTRICT_P (X)
1667 #define REG_OK_FOR_INDEX_P(X) REG_OK_FOR_INDEX_STRICT_P (X)
1668 #define REG_OK_FOR_BASE_P(X) REG_OK_FOR_BASE_STRICT_P (X)
1671 /* GO_IF_LEGITIMATE_ADDRESS recognizes an RTL expression
1672 that is a valid memory address for an instruction.
1673 The MODE argument is the machine mode for the MEM expression
1674 that wants to use this address.
1676 The other macros defined here are used only in GO_IF_LEGITIMATE_ADDRESS,
1677 except for CONSTANT_ADDRESS_P which is usually machine-independent.
1679 See legitimize_pic_address in i386.c for details as to what
1680 constitutes a legitimate address when -fpic is used. */
1682 #define MAX_REGS_PER_ADDRESS 2
1684 #define CONSTANT_ADDRESS_P(X) constant_address_p (X)
1686 /* Nonzero if the constant value X is a legitimate general operand.
1687 It is given that X satisfies CONSTANT_P or is a CONST_DOUBLE. */
1689 #define LEGITIMATE_CONSTANT_P(X) legitimate_constant_p (X)
1691 #ifdef REG_OK_STRICT
1692 #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \
1694 if (legitimate_address_p ((MODE), (X), 1)) \
1699 #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \
1701 if (legitimate_address_p ((MODE), (X), 0)) \
1707 /* If defined, a C expression to determine the base term of address X.
1708 This macro is used in only one place: `find_base_term' in alias.c.
1710 It is always safe for this macro to not be defined. It exists so
1711 that alias analysis can understand machine-dependent addresses.
1713 The typical use of this macro is to handle addresses containing
1714 a label_ref or symbol_ref within an UNSPEC. */
1716 #define FIND_BASE_TERM(X) ix86_find_base_term (X)
1718 /* Try machine-dependent ways of modifying an illegitimate address
1719 to be legitimate. If we find one, return the new, valid address.
1720 This macro is used in only one place: `memory_address' in explow.c.
1722 OLDX is the address as it was before break_out_memory_refs was called.
1723 In some cases it is useful to look at this to decide what needs to be done.
1725 MODE and WIN are passed so that this macro can use
1726 GO_IF_LEGITIMATE_ADDRESS.
1728 It is always safe for this macro to do nothing. It exists to recognize
1729 opportunities to optimize the output.
1731 For the 80386, we handle X+REG by loading X into a register R and
1732 using R+REG. R will go in a general reg and indexing will be used.
1733 However, if REG is a broken-out memory address or multiplication,
1734 nothing needs to be done because REG can certainly go in a general reg.
1736 When -fpic is used, special handling is needed for symbolic references.
1737 See comments by legitimize_pic_address in i386.c for details. */
1739 #define LEGITIMIZE_ADDRESS(X, OLDX, MODE, WIN) \
1741 (X) = legitimize_address ((X), (OLDX), (MODE)); \
1742 if (memory_address_p ((MODE), (X))) \
1746 /* Nonzero if the constant value X is a legitimate general operand
1747 when generating PIC code. It is given that flag_pic is on and
1748 that X satisfies CONSTANT_P or is a CONST_DOUBLE. */
1750 #define LEGITIMATE_PIC_OPERAND_P(X) legitimate_pic_operand_p (X)
1752 #define SYMBOLIC_CONST(X) \
1753 (GET_CODE (X) == SYMBOL_REF \
1754 || GET_CODE (X) == LABEL_REF \
1755 || (GET_CODE (X) == CONST && symbolic_reference_mentioned_p (X)))
1757 /* Go to LABEL if ADDR (a legitimate address expression)
1758 has an effect that depends on the machine mode it is used for.
1759 On the 80386, only postdecrement and postincrement address depend thus
1760 (the amount of decrement or increment being the length of the operand).
1761 These are now caught in recog.c. */
1762 #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR, LABEL)
1764 /* Max number of args passed in registers. If this is more than 3, we will
1765 have problems with ebx (register #4), since it is a caller save register and
1766 is also used as the pic register in ELF. So for now, don't allow more than
1767 3 registers to be passed in registers. */
1769 #define REGPARM_MAX (TARGET_64BIT ? 6 : 3)
1771 #define SSE_REGPARM_MAX (TARGET_64BIT ? 8 : (TARGET_SSE ? 3 : 0))
1773 #define MMX_REGPARM_MAX (TARGET_64BIT ? 0 : (TARGET_MMX ? 3 : 0))
1776 /* Specify the machine mode that this machine uses
1777 for the index in the tablejump instruction. */
1778 #define CASE_VECTOR_MODE (!TARGET_64BIT || flag_pic ? SImode : DImode)
1780 /* Define this as 1 if `char' should by default be signed; else as 0. */
1781 #define DEFAULT_SIGNED_CHAR 1
1783 /* Max number of bytes we can move from memory to memory
1784 in one reasonably fast instruction. */
1787 /* MOVE_MAX_PIECES is the number of bytes at a time which we can
1788 move efficiently, as opposed to MOVE_MAX which is the maximum
1789 number of bytes we can move with a single instruction. */
1790 #define MOVE_MAX_PIECES (TARGET_64BIT ? 8 : 4)
1792 /* If a memory-to-memory move would take MOVE_RATIO or more simple
1793 move-instruction pairs, we will do a movmem or libcall instead.
1794 Increasing the value will always make code faster, but eventually
1795 incurs high cost in increased code size.
1797 If you don't define this, a reasonable default is used. */
1799 #define MOVE_RATIO (optimize_size ? 3 : ix86_cost->move_ratio)
1801 /* If a clear memory operation would take CLEAR_RATIO or more simple
1802 move-instruction sequences, we will do a clrmem or libcall instead. */
1804 #define CLEAR_RATIO (optimize_size ? 2 \
1805 : ix86_cost->move_ratio > 6 ? 6 : ix86_cost->move_ratio)
1807 /* Define if shifts truncate the shift count
1808 which implies one can omit a sign-extension or zero-extension
1809 of a shift count. */
1810 /* On i386, shifts do truncate the count. But bit opcodes don't. */
1812 /* #define SHIFT_COUNT_TRUNCATED */
1814 /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits
1815 is done just by pretending it is already truncated. */
1816 #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1
1818 /* A macro to update M and UNSIGNEDP when an object whose type is
1819 TYPE and which has the specified mode and signedness is to be
1820 stored in a register. This macro is only called when TYPE is a
1823 On i386 it is sometimes useful to promote HImode and QImode
1824 quantities to SImode. The choice depends on target type. */
1826 #define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \
1828 if (((MODE) == HImode && TARGET_PROMOTE_HI_REGS) \
1829 || ((MODE) == QImode && TARGET_PROMOTE_QI_REGS)) \
1833 /* Specify the machine mode that pointers have.
1834 After generation of rtl, the compiler makes no further distinction
1835 between pointers and any other objects of this machine mode. */
1836 #define Pmode (TARGET_64BIT ? DImode : SImode)
1838 /* A function address in a call instruction
1839 is a byte address (for indexing purposes)
1840 so give the MEM rtx a byte's mode. */
1841 #define FUNCTION_MODE QImode
1843 /* A C expression for the cost of moving data from a register in class FROM to
1844 one in class TO. The classes are expressed using the enumeration values
1845 such as `GENERAL_REGS'. A value of 2 is the default; other values are
1846 interpreted relative to that.
1848 It is not required that the cost always equal 2 when FROM is the same as TO;
1849 on some machines it is expensive to move between registers if they are not
1850 general registers. */
1852 #define REGISTER_MOVE_COST(MODE, CLASS1, CLASS2) \
1853 ix86_register_move_cost ((MODE), (CLASS1), (CLASS2))
1855 /* A C expression for the cost of moving data of mode M between a
1856 register and memory. A value of 2 is the default; this cost is
1857 relative to those in `REGISTER_MOVE_COST'.
1859 If moving between registers and memory is more expensive than
1860 between two registers, you should define this macro to express the
1863 #define MEMORY_MOVE_COST(MODE, CLASS, IN) \
1864 ix86_memory_move_cost ((MODE), (CLASS), (IN))
1866 /* A C expression for the cost of a branch instruction. A value of 1
1867 is the default; other values are interpreted relative to that. */
1869 #define BRANCH_COST ix86_branch_cost
1871 /* Define this macro as a C expression which is nonzero if accessing
1872 less than a word of memory (i.e. a `char' or a `short') is no
1873 faster than accessing a word of memory, i.e., if such access
1874 require more than one instruction or if there is no difference in
1875 cost between byte and (aligned) word loads.
1877 When this macro is not defined, the compiler will access a field by
1878 finding the smallest containing object; when it is defined, a
1879 fullword load will be used if alignment permits. Unless bytes
1880 accesses are faster than word accesses, using word accesses is
1881 preferable since it may eliminate subsequent memory access if
1882 subsequent accesses occur to other fields in the same word of the
1883 structure, but to different bytes. */
1885 #define SLOW_BYTE_ACCESS 0
1887 /* Nonzero if access to memory by shorts is slow and undesirable. */
1888 #define SLOW_SHORT_ACCESS 0
1890 /* Define this macro to be the value 1 if unaligned accesses have a
1891 cost many times greater than aligned accesses, for example if they
1892 are emulated in a trap handler.
1894 When this macro is nonzero, the compiler will act as if
1895 `STRICT_ALIGNMENT' were nonzero when generating code for block
1896 moves. This can cause significantly more instructions to be
1897 produced. Therefore, do not set this macro nonzero if unaligned
1898 accesses only add a cycle or two to the time for a memory access.
1900 If the value of this macro is always zero, it need not be defined. */
1902 /* #define SLOW_UNALIGNED_ACCESS(MODE, ALIGN) 0 */
1904 /* Define this macro if it is as good or better to call a constant
1905 function address than to call an address kept in a register.
1907 Desirable on the 386 because a CALL with a constant address is
1908 faster than one with a register address. */
1910 #define NO_FUNCTION_CSE
1912 /* Given a comparison code (EQ, NE, etc.) and the first operand of a COMPARE,
1913 return the mode to be used for the comparison.
1915 For floating-point equality comparisons, CCFPEQmode should be used.
1916 VOIDmode should be used in all other cases.
1918 For integer comparisons against zero, reduce to CCNOmode or CCZmode if
1919 possible, to allow for more combinations. */
1921 #define SELECT_CC_MODE(OP, X, Y) ix86_cc_mode ((OP), (X), (Y))
1923 /* Return nonzero if MODE implies a floating point inequality can be
1926 #define REVERSIBLE_CC_MODE(MODE) 1
1928 /* A C expression whose value is reversed condition code of the CODE for
1929 comparison done in CC_MODE mode. */
1930 #define REVERSE_CONDITION(CODE, MODE) ix86_reverse_condition ((CODE), (MODE))
1933 /* Control the assembler format that we output, to the extent
1934 this does not vary between assemblers. */
1936 /* How to refer to registers in assembler output.
1937 This sequence is indexed by compiler's hard-register-number (see above). */
1939 /* In order to refer to the first 8 regs as 32 bit regs, prefix an "e".
1940 For non floating point regs, the following are the HImode names.
1942 For float regs, the stack top is sometimes referred to as "%st(0)"
1943 instead of just "%st". PRINT_OPERAND handles this with the "y" code. */
1945 #define HI_REGISTER_NAMES \
1946 {"ax","dx","cx","bx","si","di","bp","sp", \
1947 "st","st(1)","st(2)","st(3)","st(4)","st(5)","st(6)","st(7)", \
1948 "argp", "flags", "fpsr", "fpcr", "frame", \
1949 "xmm0","xmm1","xmm2","xmm3","xmm4","xmm5","xmm6","xmm7", \
1950 "mm0", "mm1", "mm2", "mm3", "mm4", "mm5", "mm6", "mm7", \
1951 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", \
1952 "xmm8", "xmm9", "xmm10", "xmm11", "xmm12", "xmm13", "xmm14", "xmm15"}
1954 #define REGISTER_NAMES HI_REGISTER_NAMES
1956 /* Table of additional register names to use in user input. */
1958 #define ADDITIONAL_REGISTER_NAMES \
1959 { { "eax", 0 }, { "edx", 1 }, { "ecx", 2 }, { "ebx", 3 }, \
1960 { "esi", 4 }, { "edi", 5 }, { "ebp", 6 }, { "esp", 7 }, \
1961 { "rax", 0 }, { "rdx", 1 }, { "rcx", 2 }, { "rbx", 3 }, \
1962 { "rsi", 4 }, { "rdi", 5 }, { "rbp", 6 }, { "rsp", 7 }, \
1963 { "al", 0 }, { "dl", 1 }, { "cl", 2 }, { "bl", 3 }, \
1964 { "ah", 0 }, { "dh", 1 }, { "ch", 2 }, { "bh", 3 } }
1966 /* Note we are omitting these since currently I don't know how
1967 to get gcc to use these, since they want the same but different
1968 number as al, and ax.
1971 #define QI_REGISTER_NAMES \
1972 {"al", "dl", "cl", "bl", "sil", "dil", "bpl", "spl",}
1974 /* These parallel the array above, and can be used to access bits 8:15
1975 of regs 0 through 3. */
1977 #define QI_HIGH_REGISTER_NAMES \
1978 {"ah", "dh", "ch", "bh", }
1980 /* How to renumber registers for dbx and gdb. */
1982 #define DBX_REGISTER_NUMBER(N) \
1983 (TARGET_64BIT ? dbx64_register_map[(N)] : dbx_register_map[(N)])
1985 extern int const dbx_register_map[FIRST_PSEUDO_REGISTER];
1986 extern int const dbx64_register_map[FIRST_PSEUDO_REGISTER];
1987 extern int const svr4_dbx_register_map[FIRST_PSEUDO_REGISTER];
1989 /* Before the prologue, RA is at 0(%esp). */
1990 #define INCOMING_RETURN_ADDR_RTX \
1991 gen_rtx_MEM (VOIDmode, gen_rtx_REG (VOIDmode, STACK_POINTER_REGNUM))
1993 /* After the prologue, RA is at -4(AP) in the current frame. */
1994 #define RETURN_ADDR_RTX(COUNT, FRAME) \
1996 ? gen_rtx_MEM (Pmode, plus_constant (arg_pointer_rtx, -UNITS_PER_WORD)) \
1997 : gen_rtx_MEM (Pmode, plus_constant (FRAME, UNITS_PER_WORD)))
1999 /* PC is dbx register 8; let's use that column for RA. */
2000 #define DWARF_FRAME_RETURN_COLUMN (TARGET_64BIT ? 16 : 8)
2002 /* Before the prologue, the top of the frame is at 4(%esp). */
2003 #define INCOMING_FRAME_SP_OFFSET UNITS_PER_WORD
2005 /* Describe how we implement __builtin_eh_return. */
2006 #define EH_RETURN_DATA_REGNO(N) ((N) < 2 ? (N) : INVALID_REGNUM)
2007 #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, 2)
2010 /* Select a format to encode pointers in exception handling data. CODE
2011 is 0 for data, 1 for code labels, 2 for function pointers. GLOBAL is
2012 true if the symbol may be affected by dynamic relocations.
2014 ??? All x86 object file formats are capable of representing this.
2015 After all, the relocation needed is the same as for the call insn.
2016 Whether or not a particular assembler allows us to enter such, I
2017 guess we'll have to see. */
2018 #define ASM_PREFERRED_EH_DATA_FORMAT(CODE, GLOBAL) \
2019 asm_preferred_eh_data_format ((CODE), (GLOBAL))
2021 /* This is how to output an insn to push a register on the stack.
2022 It need not be very fast code. */
2024 #define ASM_OUTPUT_REG_PUSH(FILE, REGNO) \
2027 asm_fprintf ((FILE), "\tpush{q}\t%%r%s\n", \
2028 reg_names[(REGNO)] + (REX_INT_REGNO_P (REGNO) != 0)); \
2030 asm_fprintf ((FILE), "\tpush{l}\t%%e%s\n", reg_names[(REGNO)]); \
2033 /* This is how to output an insn to pop a register from the stack.
2034 It need not be very fast code. */
2036 #define ASM_OUTPUT_REG_POP(FILE, REGNO) \
2039 asm_fprintf ((FILE), "\tpop{q}\t%%r%s\n", \
2040 reg_names[(REGNO)] + (REX_INT_REGNO_P (REGNO) != 0)); \
2042 asm_fprintf ((FILE), "\tpop{l}\t%%e%s\n", reg_names[(REGNO)]); \
2045 /* This is how to output an element of a case-vector that is absolute. */
2047 #define ASM_OUTPUT_ADDR_VEC_ELT(FILE, VALUE) \
2048 ix86_output_addr_vec_elt ((FILE), (VALUE))
2050 /* This is how to output an element of a case-vector that is relative. */
2052 #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \
2053 ix86_output_addr_diff_elt ((FILE), (VALUE), (REL))
2055 /* Under some conditions we need jump tables in the text section,
2056 because the assembler cannot handle label differences between
2057 sections. This is the case for x86_64 on Mach-O for example. */
2059 #define JUMP_TABLES_IN_TEXT_SECTION \
2060 (flag_pic && ((TARGET_MACHO && TARGET_64BIT) \
2061 || (!TARGET_64BIT && !HAVE_AS_GOTOFF_IN_DATA)))
2063 /* Switch to init or fini section via SECTION_OP, emit a call to FUNC,
2064 and switch back. For x86 we do this only to save a few bytes that
2065 would otherwise be unused in the text section. */
2066 #define CRT_CALL_STATIC_FUNCTION(SECTION_OP, FUNC) \
2067 asm (SECTION_OP "\n\t" \
2068 "call " USER_LABEL_PREFIX #FUNC "\n" \
2069 TEXT_SECTION_ASM_OP);
2071 /* Print operand X (an rtx) in assembler syntax to file FILE.
2072 CODE is a letter or dot (`z' in `%z0') or 0 if no letter was specified.
2073 Effect of various CODE letters is described in i386.c near
2074 print_operand function. */
2076 #define PRINT_OPERAND_PUNCT_VALID_P(CODE) \
2077 ((CODE) == '*' || (CODE) == '+' || (CODE) == '&')
2079 #define PRINT_OPERAND(FILE, X, CODE) \
2080 print_operand ((FILE), (X), (CODE))
2082 #define PRINT_OPERAND_ADDRESS(FILE, ADDR) \
2083 print_operand_address ((FILE), (ADDR))
2085 #define OUTPUT_ADDR_CONST_EXTRA(FILE, X, FAIL) \
2087 if (! output_addr_const_extra (FILE, (X))) \
2091 /* Which processor to schedule for. The cpu attribute defines a list that
2092 mirrors this list, so changes to i386.md must be made at the same time. */
2096 PROCESSOR_I386, /* 80386 */
2097 PROCESSOR_I486, /* 80486DX, 80486SX, 80486DX[24] */
2099 PROCESSOR_PENTIUMPRO,
2107 PROCESSOR_GENERIC32,
2108 PROCESSOR_GENERIC64,
2112 extern enum processor_type ix86_tune;
2113 extern enum processor_type ix86_arch;
2121 extern enum fpmath_unit ix86_fpmath;
2130 extern enum tls_dialect ix86_tls_dialect;
2133 CM_32, /* The traditional 32-bit ABI. */
2134 CM_SMALL, /* Assumes all code and data fits in the low 31 bits. */
2135 CM_KERNEL, /* Assumes all code and data fits in the high 31 bits. */
2136 CM_MEDIUM, /* Assumes code fits in the low 31 bits; data unlimited. */
2137 CM_LARGE, /* No assumptions. */
2138 CM_SMALL_PIC, /* Assumes code+data+got/plt fits in a 31 bit region. */
2139 CM_MEDIUM_PIC /* Assumes code+got/plt fits in a 31 bit region. */
2142 extern enum cmodel ix86_cmodel;
2144 /* Size of the RED_ZONE area. */
2145 #define RED_ZONE_SIZE 128
2146 /* Reserved area of the red zone for temporaries. */
2147 #define RED_ZONE_RESERVE 8
2154 extern enum asm_dialect ix86_asm_dialect;
2155 extern unsigned int ix86_preferred_stack_boundary;
2156 extern int ix86_branch_cost, ix86_section_threshold;
2158 /* Smallest class containing REGNO. */
2159 extern enum reg_class const regclass_map[FIRST_PSEUDO_REGISTER];
2161 extern rtx ix86_compare_op0; /* operand 0 for comparisons */
2162 extern rtx ix86_compare_op1; /* operand 1 for comparisons */
2163 extern rtx ix86_compare_emitted;
2165 /* To properly truncate FP values into integers, we need to set i387 control
2166 word. We can't emit proper mode switching code before reload, as spills
2167 generated by reload may truncate values incorrectly, but we still can avoid
2168 redundant computation of new control word by the mode switching pass.
2169 The fldcw instructions are still emitted redundantly, but this is probably
2170 not going to be noticeable problem, as most CPUs do have fast path for
2173 The machinery is to emit simple truncation instructions and split them
2174 before reload to instructions having USEs of two memory locations that
2175 are filled by this code to old and new control word.
2177 Post-reload pass may be later used to eliminate the redundant fildcw if
2189 enum ix86_stack_slot
2197 MAX_386_STACK_LOCALS
2200 /* Define this macro if the port needs extra instructions inserted
2201 for mode switching in an optimizing compilation. */
2203 #define OPTIMIZE_MODE_SWITCHING(ENTITY) \
2204 ix86_optimize_mode_switching[(ENTITY)]
2206 /* If you define `OPTIMIZE_MODE_SWITCHING', you have to define this as
2207 initializer for an array of integers. Each initializer element N
2208 refers to an entity that needs mode switching, and specifies the
2209 number of different modes that might need to be set for this
2210 entity. The position of the initializer in the initializer -
2211 starting counting at zero - determines the integer that is used to
2212 refer to the mode-switched entity in question. */
2214 #define NUM_MODES_FOR_MODE_SWITCHING \
2215 { I387_CW_ANY, I387_CW_ANY, I387_CW_ANY, I387_CW_ANY }
2217 /* ENTITY is an integer specifying a mode-switched entity. If
2218 `OPTIMIZE_MODE_SWITCHING' is defined, you must define this macro to
2219 return an integer value not larger than the corresponding element
2220 in `NUM_MODES_FOR_MODE_SWITCHING', to denote the mode that ENTITY
2221 must be switched into prior to the execution of INSN. */
2223 #define MODE_NEEDED(ENTITY, I) ix86_mode_needed ((ENTITY), (I))
2225 /* This macro specifies the order in which modes for ENTITY are
2226 processed. 0 is the highest priority. */
2228 #define MODE_PRIORITY_TO_MODE(ENTITY, N) (N)
2230 /* Generate one or more insns to set ENTITY to MODE. HARD_REG_LIVE
2231 is the set of hard registers live at the point where the insn(s)
2232 are to be inserted. */
2234 #define EMIT_MODE_SET(ENTITY, MODE, HARD_REGS_LIVE) \
2235 ((MODE) != I387_CW_ANY && (MODE) != I387_CW_UNINITIALIZED \
2236 ? emit_i387_cw_initialization (MODE), 0 \
2240 /* Avoid renaming of stack registers, as doing so in combination with
2241 scheduling just increases amount of live registers at time and in
2242 the turn amount of fxch instructions needed.
2244 ??? Maybe Pentium chips benefits from renaming, someone can try.... */
2246 #define HARD_REGNO_RENAME_OK(SRC, TARGET) \
2247 (! IN_RANGE ((SRC), FIRST_STACK_REG, LAST_STACK_REG))
2250 #define DLL_IMPORT_EXPORT_PREFIX '#'
2252 #define FASTCALL_PREFIX '@'
2254 struct machine_function GTY(())
2256 struct stack_local_entry *stack_locals;
2257 const char *some_ld_name;
2258 rtx force_align_arg_pointer;
2259 int save_varrargs_registers;
2260 int accesses_prev_frame;
2261 int optimize_mode_switching[MAX_386_ENTITIES];
2262 /* Set by ix86_compute_frame_layout and used by prologue/epilogue expander to
2263 determine the style used. */
2264 int use_fast_prologue_epilogue;
2265 /* Number of saved registers USE_FAST_PROLOGUE_EPILOGUE has been computed
2267 int use_fast_prologue_epilogue_nregs;
2268 /* If true, the current function needs the default PIC register, not
2269 an alternate register (on x86) and must not use the red zone (on
2270 x86_64), even if it's a leaf function. We don't want the
2271 function to be regarded as non-leaf because TLS calls need not
2272 affect register allocation. This flag is set when a TLS call
2273 instruction is expanded within a function, and never reset, even
2274 if all such instructions are optimized away. Use the
2275 ix86_current_function_calls_tls_descriptor macro for a better
2277 int tls_descriptor_call_expanded_p;
2280 #define ix86_stack_locals (cfun->machine->stack_locals)
2281 #define ix86_save_varrargs_registers (cfun->machine->save_varrargs_registers)
2282 #define ix86_optimize_mode_switching (cfun->machine->optimize_mode_switching)
2283 #define ix86_tls_descriptor_calls_expanded_in_cfun \
2284 (cfun->machine->tls_descriptor_call_expanded_p)
2285 /* Since tls_descriptor_call_expanded is not cleared, even if all TLS
2286 calls are optimized away, we try to detect cases in which it was
2287 optimized away. Since such instructions (use (reg REG_SP)), we can
2288 verify whether there's any such instruction live by testing that
2290 #define ix86_current_function_calls_tls_descriptor \
2291 (ix86_tls_descriptor_calls_expanded_in_cfun && regs_ever_live[SP_REG])
2293 /* Control behavior of x86_file_start. */
2294 #define X86_FILE_START_VERSION_DIRECTIVE false
2295 #define X86_FILE_START_FLTUSED false
2297 /* Flag to mark data that is in the large address area. */
2298 #define SYMBOL_FLAG_FAR_ADDR (SYMBOL_FLAG_MACH_DEP << 0)
2299 #define SYMBOL_REF_FAR_ADDR_P(X) \
2300 ((SYMBOL_REF_FLAGS (X) & SYMBOL_FLAG_FAR_ADDR) != 0)
OSDN Git Service
