1 /* Definitions of target machine for GNU compiler. AT&T DSP1600.
2 Copyright (C) 1994, 1995, 1996, 1997, 1998, 2000, 2001, 2002
3 Free Software Foundation, Inc.
4 Contributed by Michael Collison (collison@isisinc.net).
6 This file is part of GNU CC.
8 GNU CC is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 2, or (at your option)
13 GNU CC is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
18 You should have received a copy of the GNU General Public License
19 along with GNU CC; see the file COPYING. If not, write to
20 the Free Software Foundation, 59 Temple Place - Suite 330,
21 Boston, MA 02111-1307, USA. */
23 extern const char *low_reg_names[];
24 extern const char *text_seg_name;
25 extern const char *rsect_text;
26 extern const char *data_seg_name;
27 extern const char *rsect_data;
28 extern const char *bss_seg_name;
29 extern const char *rsect_bss;
30 extern const char *const_seg_name;
31 extern const char *rsect_const;
32 extern const char *chip_name;
33 extern const char *save_chip_name;
34 extern struct rtx_def *dsp16xx_compare_op0, *dsp16xx_compare_op1;
35 extern struct rtx_def *dsp16xx_addhf3_libcall;
36 extern struct rtx_def *dsp16xx_subhf3_libcall;
37 extern struct rtx_def *dsp16xx_mulhf3_libcall;
38 extern struct rtx_def *dsp16xx_divhf3_libcall;
39 extern struct rtx_def *dsp16xx_cmphf3_libcall;
40 extern struct rtx_def *dsp16xx_fixhfhi2_libcall;
41 extern struct rtx_def *dsp16xx_floathihf2_libcall;
42 extern struct rtx_def *dsp16xx_neghf2_libcall;
43 extern struct rtx_def *dsp16xx_umulhi3_libcall;
44 extern struct rtx_def *dsp16xx_mulhi3_libcall;
45 extern struct rtx_def *dsp16xx_udivqi3_libcall;
46 extern struct rtx_def *dsp16xx_udivhi3_libcall;
47 extern struct rtx_def *dsp16xx_divqi3_libcall;
48 extern struct rtx_def *dsp16xx_divhi3_libcall;
49 extern struct rtx_def *dsp16xx_modqi3_libcall;
50 extern struct rtx_def *dsp16xx_modhi3_libcall;
51 extern struct rtx_def *dsp16xx_umodqi3_libcall;
52 extern struct rtx_def *dsp16xx_umodhi3_libcall;
54 extern struct rtx_def *dsp16xx_ashrhi3_libcall;
55 extern struct rtx_def *dsp16xx_ashlhi3_libcall;
56 extern struct rtx_def *dsp16xx_lshrhi3_libcall;
58 /* RUN-TIME TARGET SPECIFICATION */
61 /* Name of the AT&T assembler */
63 #define ASM_PROG "as1600"
65 /* Name of the AT&T linker */
67 #define LD_PROG "ld1600"
69 /* Define which switches take word arguments */
70 #define WORD_SWITCH_TAKES_ARG(STR) \
71 (!strcmp (STR, "ifile") ? 1 : \
77 #define CC1_SPEC "%{!O*:-O}"
79 #define CPP_SPEC "%{!O*:-D__OPTIMIZE__}"
81 /* Define this as a spec to call the AT&T assembler */
83 #define CROSS_ASM_SPEC "%{!S:as1600 %a %i\n }"
85 /* Define this as a spec to call the AT&T linker */
87 #define CROSS_LINK_SPEC "%{!c:%{!M:%{!MM:%{!E:%{!S:ld1600 %l %X %{o*} %{m} \
88 %{r} %{s} %{t} %{u*} %{x}\
89 %{!A:%{!nostdlib:%{!nostartfiles:%S}}} %{static:}\
90 %{L*} %D %o %{!nostdlib:-le1600 %L -le1600}\
91 %{!A:%{!nostdlib:%{!nostartfiles:%E}}}\n }}}}}"
93 /* Nothing complicated here, just link with libc.a under normal
95 #define LIB_SPEC "-lc"
97 /* Specify the startup file to link with. */
98 #define STARTFILE_SPEC "%{mmap1:m1_crt0.o%s} \
99 %{mmap2:m2_crt0.o%s} \
100 %{mmap3:m3_crt0.o%s} \
101 %{mmap4:m4_crt0.o%s} \
102 %{!mmap*: %{!ifile*: m4_crt0.o%s} %{ifile*: \
103 %ea -ifile option requires a -map option}}"
105 /* Specify the end file to link with */
107 #define ENDFILE_SPEC "%{mmap1:m1_crtn.o%s} \
108 %{mmap2:m2_crtn.o%s} \
109 %{mmap3:m3_crtn.o%s} \
110 %{mmap4:m4_crtn.o%s} \
111 %{!mmap*: %{!ifile*: m4_crtn.o%s} %{ifile*: \
112 %ea -ifile option requires a -map option}}"
115 /* Tell gcc where to look for the startfile */
116 /*#define STANDARD_STARTFILE_PREFIX "/d1600/lib"*/
118 /* Tell gcc where to look for it's executables */
119 /*#define STANDARD_EXEC_PREFIX "/d1600/bin"*/
121 /* Command line options to the AT&T assembler */
122 #define ASM_SPEC "%{V} %{v:%{!V:-V}} %{g*:-g}"
124 /* Command line options for the AT&T linker */
126 #define LINK_SPEC "%{V} %{v:%{!V:-V}} %{minit:-i} \
127 %{!ifile*:%{mmap1:m1_deflt.if%s} \
128 %{mmap2:m2_deflt.if%s} \
129 %{mmap3:m3_deflt.if%s} \
130 %{mmap4:m4_deflt.if%s} \
131 %{!mmap*:m4_deflt.if%s}} \
134 /* Include path is determined from the environment variable */
135 #define INCLUDE_DEFAULTS \
140 /* Names to predefine in the preprocessor for this target machine. */
142 #define CPP_PREDEFINES "-Ddsp1600 -DDSP1600 -DMSDOS"
144 #define CPP_PREDEFINES "-Ddsp1600 -DDSP1600 -Ddsp1610 -DDSP1610"
147 /* Run-time compilation parameters selecting different hardware subsets. */
149 extern int target_flags;
151 /* Macros used in the machine description to test the flags. */
153 #define MASK_REGPARM 0x00000001 /* Pass parameters in registers */
154 #define MASK_NEAR_CALL 0x00000002 /* The call is on the same 4k page */
155 #define MASK_NEAR_JUMP 0x00000004 /* The jump is on the same 4k page */
156 #define MASK_BMU 0x00000008 /* Use the 'bmu' shift instructions */
157 #define MASK_MAP1 0x00000040 /* Link with map1 */
158 #define MASK_MAP2 0x00000080 /* Link with map2 */
159 #define MASK_MAP3 0x00000100 /* Link with map3 */
160 #define MASK_MAP4 0x00000200 /* Link with map4 */
161 #define MASK_YBASE_HIGH 0x00000400 /* The ybase register window starts high */
162 #define MASK_INIT 0x00000800 /* Have the linker generate tables to
163 initialize data at startup */
164 #define MASK_RESERVE_YBASE 0x00002000 /* Reserved the ybase registers */
165 #define MASK_DEBUG 0x00004000 /* Debugging turned on*/
166 #define MASK_SAVE_TEMPS 0x00008000 /* Save temps. option seen */
168 /* Compile passing first two args in regs 0 and 1.
169 This exists only to test compiler features that will
170 be needed for RISC chips. It is not usable
171 and is not intended to be usable on this cpu. */
172 #define TARGET_REGPARM (target_flags & MASK_REGPARM)
174 /* The call is on the same 4k page, so instead of loading
175 the 'pt' register and branching, we can branch directly */
177 #define TARGET_NEAR_CALL (target_flags & MASK_NEAR_CALL)
179 /* The jump is on the same 4k page, so instead of loading
180 the 'pt' register and branching, we can branch directly */
182 #define TARGET_NEAR_JUMP (target_flags & MASK_NEAR_JUMP)
184 /* Generate shift instructions to use the 1610 Bit Manipulation
186 #define TARGET_BMU (target_flags & MASK_BMU)
188 #define TARGET_YBASE_HIGH (target_flags & MASK_YBASE_HIGH)
190 /* Direct the linker to output extra info for initialized data */
191 #define TARGET_MASK_INIT (target_flags & MASK_INIT)
193 #define TARGET_INLINE_MULT (target_flags & MASK_INLINE_MULT)
195 /* Reserve the ybase registers *(0) - *(31) */
196 #define TARGET_RESERVE_YBASE (target_flags & MASK_RESERVE_YBASE)
198 /* We turn this option on internally after seeing "-g" */
199 #define TARGET_DEBUG (target_flags & MASK_DEBUG)
201 /* We turn this option on internally after seeing "-save-temps */
202 #define TARGET_SAVE_TEMPS (target_flags & MASK_SAVE_TEMPS)
205 /* Macro to define tables used to set the flags.
206 This is a list in braces of pairs in braces,
207 each pair being { "NAME", VALUE }
208 where VALUE is the bits to set or minus the bits to clear.
209 An empty string NAME is used to identify the default VALUE. */
212 #define TARGET_SWITCHES \
214 { "regparm", MASK_REGPARM, \
215 N_("Pass parameters in registers (default)") }, \
216 { "no-regparm", -MASK_REGPARM, \
217 N_("Don't pass parameters in registers") }, \
218 { "near-call", MASK_NEAR_JUMP, \
219 N_("Generate code for near calls") }, \
220 { "no-near-call", -MASK_NEAR_CALL, \
221 N_("Don't generate code for near calls") }, \
222 { "near-jump", MASK_NEAR_JUMP, \
223 N_("Generate code for near jumps") }, \
224 { "no-near-jump", -MASK_NEAR_JUMP, \
225 N_("Don't generate code for near jumps") }, \
227 N_("Generate code for a bit-manipulation unit") }, \
228 { "no-bmu", -MASK_BMU, \
229 N_("Don't generate code for a bit-manipulation unit") }, \
230 { "map1", MASK_MAP1, \
231 N_("Generate code for memory map1") }, \
232 { "map2", MASK_MAP2, \
233 N_("Generate code for memory map2") }, \
234 { "map3", MASK_MAP3, \
235 N_("Generate code for memory map3") }, \
236 { "map4", MASK_MAP4, \
237 N_("Generate code for memory map4") }, \
238 { "init", MASK_INIT, \
239 N_("Ouput extra code for initialized data") }, \
240 { "reserve-ybase", MASK_RESERVE_YBASE, \
241 N_("Don't let reg. allocator use ybase registers") }, \
242 { "debug", MASK_DEBUG, \
243 N_("Output extra debug info in Luxworks environment") }, \
244 { "save-temporaries", MASK_SAVE_TEMPS, \
245 N_("Save temp. files in Luxworks environment") }, \
246 { "", TARGET_DEFAULT, ""} \
249 /* Default target_flags if no switches are specified */
250 #ifndef TARGET_DEFAULT
251 #define TARGET_DEFAULT MASK_REGPARM|MASK_YBASE_HIGH
254 /* This macro is similar to `TARGET_SWITCHES' but defines names of
255 command options that have values. Its definition is an
256 initializer with a subgrouping for each command option.
258 Each subgrouping contains a string constant, that defines the
259 fixed part of the option name, and the address of a variable.
260 The variable, type `char *', is set to the variable part of the
261 given option if the fixed part matches. The actual option name
262 is made by appending `-m' to the specified name.
264 Here is an example which defines `-mshort-data-NUMBER'. If the
265 given option is `-mshort-data-512', the variable `m88k_short_data'
266 will be set to the string `"512"'.
268 extern char *m88k_short_data;
269 #define TARGET_OPTIONS { { "short-data-", &m88k_short_data } } */
271 #define TARGET_OPTIONS \
273 { "text=", &text_seg_name, \
274 N_("Specify alternate name for text section") }, \
275 { "data=", &data_seg_name, \
276 N_("Specify alternate name for data section") }, \
277 { "bss=", &bss_seg_name, \
278 N_("Specify alternate name for bss section") }, \
279 { "const=", &const_seg_name, \
280 N_("Specify alternate name for constant section") }, \
281 { "chip=", &chip_name, \
282 N_("Specify alternate name for dsp16xx chip") }, \
285 /* Sometimes certain combinations of command options do not make sense
286 on a particular target machine. You can define a macro
287 `OVERRIDE_OPTIONS' to take account of this. This macro, if
288 defined, is executed once just after all the command options have
291 Don't use this macro to turn on various extra optimizations for
292 `-O'. That is what `OPTIMIZATION_OPTIONS' is for. */
294 #define OVERRIDE_OPTIONS override_options ()
296 #define OPTIMIZATION_OPTIONS(LEVEL,SIZE) \
298 flag_gnu_linker = FALSE; \
302 /* The dsp16xx family has so few registers \
303 * that running the first instruction \
304 * scheduling is bad for reg. allocation \
305 * since it increases lifetimes of pseudos. \
306 * So turn of first scheduling pass. \
308 flag_schedule_insns = FALSE; \
314 /* Define if you don't want extended real, but do want to use the
315 software floating point emulator for REAL_ARITHMETIC and
316 decimal <-> binary conversion. */
317 #define REAL_ARITHMETIC
319 /* Define this if most significant bit is lowest numbered
320 in instructions that operate on numbered bit-fields.
322 #define BITS_BIG_ENDIAN 0
324 /* Define this if most significant byte of a word is the lowest numbered.
325 We define big-endian, but since the 1600 series cannot address bytes
326 it does not matter. */
327 #define BYTES_BIG_ENDIAN 1
329 /* Define this if most significant word of a multiword number is numbered.
330 For the 1600 we can decide arbitrarily since there are no machine instructions for them. */
331 #define WORDS_BIG_ENDIAN 1
333 /* number of bits in an addressable storage unit */
334 #define BITS_PER_UNIT 16
336 /* Width in bits of a "word", which is the contents of a machine register.
337 Note that this is not necessarily the width of data type `int';
338 if using 16-bit ints on a 68000, this would still be 32.
339 But on a machine with 16-bit registers, this would be 16. */
340 #define BITS_PER_WORD 16
342 /* Maximum number of bits in a word. */
343 #define MAX_BITS_PER_WORD 16
345 /* Width of a word, in units (bytes). */
346 #define UNITS_PER_WORD 1
348 /* Width in bits of a pointer.
349 See also the macro `Pmode' defined below. */
350 #define POINTER_SIZE 16
352 /* Allocation boundary (in *bits*) for storing pointers in memory. */
353 #define POINTER_BOUNDARY 16
355 /* Allocation boundary (in *bits*) for storing arguments in argument list. */
356 #define PARM_BOUNDARY 16
358 /* Boundary (in *bits*) on which stack pointer should be aligned. */
359 #define STACK_BOUNDARY 16
361 /* Allocation boundary (in *bits*) for the code of a function. */
362 #define FUNCTION_BOUNDARY 16
364 /* Biggest alignment that any data type can require on this machine, in bits. */
365 #define BIGGEST_ALIGNMENT 16
367 /* Biggest alignment that any structure field can require on this machine, in bits */
368 #define BIGGEST_FIELD_ALIGNMENT 16
370 /* Alignment of field after `int : 0' in a structure. */
371 #define EMPTY_FIELD_BOUNDARY 16
373 /* Number of bits which any structure or union's size must be a multiple of. Each structure
374 or union's size is rounded up to a multiple of this */
375 #define STRUCTURE_SIZE_BOUNDARY 16
377 /* Define this if move instructions will actually fail to work
378 when given unaligned data. */
379 #define STRICT_ALIGNMENT 1
381 /* An integer expression for the size in bits of the largest integer machine mode that
382 should actually be used. All integer machine modes of this size or smaller can be
383 used for structures and unions with the appropriate sizes. */
384 #define MAX_FIXED_MODE_SIZE 32
386 /* LAYOUT OF SOURCE LANGUAGE DATA TYPES */
388 #define CHAR_TYPE_SIZE 16
389 #define SHORT_TYPE_SIZE 16
390 #define INT_TYPE_SIZE 16
391 #define LONG_TYPE_SIZE 32
392 #define LONG_LONG_TYPE_SIZE 32
393 #define FLOAT_TYPE_SIZE 32
394 #define DOUBLE_TYPE_SIZE 32
395 #define LONG_DOUBLE_TYPE_SIZE 32
397 /* An expression whose value is 1 or 0, according to whether the type char should be
398 signed or unsigned by default. */
400 #define DEFAULT_SIGNED_CHAR 1
402 /* A C expression to determine whether to give an enum type only as many bytes
403 as it takes to represent the range of possible values of that type. A nonzero
404 value means to do that; a zero value means all enum types should be allocated
407 #define DEFAULT_SHORT_ENUMS 0
409 /* A C expression for a string describing the name of the data type to use for
412 #define SIZE_TYPE "unsigned int"
414 /* A C expression for a string describing the name of the data type to use for the
415 result of subtracting two pointers */
417 #define PTRDIFF_TYPE "int"
420 /* REGISTER USAGE. */
422 #define ALL_16_BIT_REGISTERS 1
424 /* Number of actual hardware registers.
425 The hardware registers are assigned numbers for the compiler
426 from 0 to FIRST_PSEUDO_REGISTER-1 */
428 #define FIRST_PSEUDO_REGISTER (REG_YBASE31 + 1)
430 /* 1 for registers that have pervasive standard uses
431 and are not available for the register allocator.
433 The registers are laid out as follows:
435 {a0,a0l,a1,a1l,x,y,yl,p,pl} - Data Arithmetic Unit
436 {r0,r1,r2,r3,j,k,ybase} - Y Space Address Arithmetic Unit
437 {pt} - X Space Address Arithmetic Unit
438 {ar0,ar1,ar2,ar3} - Bit Manipulation UNit
439 {pr} - Return Address Register
441 We reserve r2 for the Stack Pointer.
442 We specify r3 for the Frame Pointer but allow the compiler
443 to omit it when possible since we have so few pointer registers. */
471 #define REG_YBASE0 26
472 #define REG_YBASE1 27
473 #define REG_YBASE2 28
474 #define REG_YBASE3 29
475 #define REG_YBASE4 30
476 #define REG_YBASE5 31
477 #define REG_YBASE6 32
478 #define REG_YBASE7 33
479 #define REG_YBASE8 34
480 #define REG_YBASE9 35
481 #define REG_YBASE10 36
482 #define REG_YBASE11 37
483 #define REG_YBASE12 38
484 #define REG_YBASE13 39
485 #define REG_YBASE14 40
486 #define REG_YBASE15 41
487 #define REG_YBASE16 42
488 #define REG_YBASE17 43
489 #define REG_YBASE18 44
490 #define REG_YBASE19 45
491 #define REG_YBASE20 46
492 #define REG_YBASE21 47
493 #define REG_YBASE22 48
494 #define REG_YBASE23 49
495 #define REG_YBASE24 50
496 #define REG_YBASE25 51
497 #define REG_YBASE26 52
498 #define REG_YBASE27 53
499 #define REG_YBASE28 54
500 #define REG_YBASE29 55
501 #define REG_YBASE30 56
502 #define REG_YBASE31 57
504 /* Do we have an accumulator register? */
505 #define IS_ACCUM_REG(REGNO) IN_RANGE ((REGNO), REG_A0, REG_A1L)
506 #define IS_ACCUM_LOW_REG(REGNO) ((REGNO) == REG_A0L || (REGNO) == REG_A1L)
508 /* Do we have a virtual ybase register */
509 #define IS_YBASE_REGISTER_WINDOW(REGNO) ((REGNO) >= REG_YBASE0 && (REGNO) <= REG_YBASE31)
511 #define IS_YBASE_ELIGIBLE_REG(REGNO) (IS_ACCUM_REG (REGNO) || IS_ADDRESS_REGISTER(REGNO) \
512 || REGNO == REG_X || REGNO == REG_Y || REGNO == REG_YL \
513 || REGNO == REG_PROD || REGNO == REG_PRODL)
515 #define IS_ADDRESS_REGISTER(REGNO) ((REGNO) >= REG_R0 && (REGNO) <= REG_R3)
517 #define FIXED_REGISTERS \
518 {0, 0, 0, 0, 0, 0, 0, 0, 0, \
519 0, 0, 0, 1, 0, 0, 1, \
524 0, 0, 0, 0, 0, 0, 0, 0, \
525 0, 0, 0, 0, 0, 0, 0, 0, \
526 0, 0, 0, 0, 0, 0, 0, 0, \
527 0, 0, 0, 0, 0, 0, 0, 0}
529 /* 1 for registers not available across function calls.
530 These must include the FIXED_REGISTERS and also any
531 registers that can be used without being saved.
532 The latter must include the registers where values are returned
533 and the register where structure-value addresses are passed.
534 On the 1610 'a0' holds return values from functions. 'r0' holds
535 structure-value addresses.
537 In addition we don't save either j, k, ybase or any of the
538 bit manipulation registers. */
541 #define CALL_USED_REGISTERS \
542 {1, 1, 1, 1, 0, 1, 1, 1, 1, /* 0-8 */ \
543 1, 0, 0, 1, 1, 1, 1, /* 9-15 */ \
545 0, 0, 1, 1, /* 17-20 */ \
546 1, 1, 1, /* 21-23 */ \
548 0, 0, 0, 0, 0, 0, 0, 0, /* 26-33 */ \
549 0, 0, 0, 0, 0, 0, 0, 0, /* 34-41 */ \
550 0, 0, 0, 0, 0, 0, 0, 0, /* 42-49 */ \
551 0, 0, 0, 0, 0, 0, 0, 0} /* 50-57 */
553 /* List the order in which to allocate registers. Each register must be
554 listed once, even those in FIXED_REGISTERS.
556 We allocate in the following order:
560 #define REG_ALLOC_ORDER \
561 { REG_R0, REG_R1, REG_R2, REG_PROD, REG_Y, REG_X, \
562 REG_PRODL, REG_YL, REG_AR0, REG_AR1, \
563 REG_RB, REG_A0, REG_A1, REG_A0L, \
564 REG_A1L, REG_AR2, REG_AR3, \
565 REG_YBASE, REG_J, REG_K, REG_PR, REG_PT, REG_C0, \
566 REG_C1, REG_C2, REG_R3, \
567 REG_YBASE0, REG_YBASE1, REG_YBASE2, REG_YBASE3, \
568 REG_YBASE4, REG_YBASE5, REG_YBASE6, REG_YBASE7, \
569 REG_YBASE8, REG_YBASE9, REG_YBASE10, REG_YBASE11, \
570 REG_YBASE12, REG_YBASE13, REG_YBASE14, REG_YBASE15, \
571 REG_YBASE16, REG_YBASE17, REG_YBASE18, REG_YBASE19, \
572 REG_YBASE20, REG_YBASE21, REG_YBASE22, REG_YBASE23, \
573 REG_YBASE24, REG_YBASE25, REG_YBASE26, REG_YBASE27, \
574 REG_YBASE28, REG_YBASE29, REG_YBASE30, REG_YBASE31 }
576 #define REG_ALLOC_ORDER \
578 REG_A0, REG_A0L, REG_A1, REG_A1L, REG_Y, REG_YL, \
580 REG_PRODL, REG_R0, REG_J, REG_K, REG_AR2, REG_AR3, \
581 REG_X, REG_R1, REG_R2, REG_RB, REG_AR0, REG_AR1, \
582 REG_YBASE0, REG_YBASE1, REG_YBASE2, REG_YBASE3, \
583 REG_YBASE4, REG_YBASE5, REG_YBASE6, REG_YBASE7, \
584 REG_YBASE8, REG_YBASE9, REG_YBASE10, REG_YBASE11, \
585 REG_YBASE12, REG_YBASE13, REG_YBASE14, REG_YBASE15, \
586 REG_YBASE16, REG_YBASE17, REG_YBASE18, REG_YBASE19, \
587 REG_YBASE20, REG_YBASE21, REG_YBASE22, REG_YBASE23, \
588 REG_YBASE24, REG_YBASE25, REG_YBASE26, REG_YBASE27, \
589 REG_YBASE28, REG_YBASE29, REG_YBASE30, REG_YBASE31, \
590 REG_R3, REG_YBASE, REG_PT, REG_C0, REG_C1, REG_C2, \
593 /* Zero or more C statements that may conditionally modify two
594 variables `fixed_regs' and `call_used_regs' (both of type `char
595 []') after they have been initialized from the two preceding
598 This is necessary in case the fixed or call-clobbered registers
599 depend on target flags.
601 You need not define this macro if it has no work to do.
603 If the usage of an entire class of registers depends on the target
604 flags, you may indicate this to GCC by using this macro to modify
605 `fixed_regs' and `call_used_regs' to 1 for each of the registers in
606 the classes which should not be used by GCC. Also define the macro
607 `REG_CLASS_FROM_LETTER' to return `NO_REGS' if it is called with a
608 letter for a class that shouldn't be used.
610 (However, if this class is not included in `GENERAL_REGS' and all
611 of the insn patterns whose constraints permit this class are
612 controlled by target switches, then GCC will automatically avoid
613 using these registers when the target switches are opposed to
614 them.) If the user tells us there is no BMU, we can't use
615 ar0-ar3 for register allocation */
617 #define CONDITIONAL_REGISTER_USAGE \
624 for (regno = REG_AR0; regno <= REG_AR3; regno++) \
625 fixed_regs[regno] = call_used_regs[regno] = 1; \
627 if (TARGET_RESERVE_YBASE) \
631 for (regno = REG_YBASE0; regno <= REG_YBASE31; regno++) \
632 fixed_regs[regno] = call_used_regs[regno] = 1; \
637 /* Determine which register classes are very likely used by spill registers.
638 local-alloc.c won't allocate pseudos that have these classes as their
639 preferred class unless they are "preferred or nothing". */
641 #define CLASS_LIKELY_SPILLED_P(CLASS) \
642 ((CLASS) != ALL_REGS && (CLASS) != YBASE_VIRT_REGS)
644 /* Return number of consecutive hard regs needed starting at reg REGNO
645 to hold something of mode MODE.
646 This is ordinarily the length in words of a value of mode MODE
647 but can be less for certain modes in special long registers. */
649 #define HARD_REGNO_NREGS(REGNO, MODE) \
650 (GET_MODE_SIZE(MODE))
652 /* Value is 1 if hard register REGNO can hold a value of machine-mode MODE. */
654 #define HARD_REGNO_MODE_OK(REGNO, MODE) hard_regno_mode_ok(REGNO, MODE)
656 /* Value is 1 if it is a good idea to tie two pseudo registers
657 when one has mode MODE1 and one has mode MODE2.
658 If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,
659 for any hard reg, then this must be 0 for correct output. */
660 #define MODES_TIEABLE_P(MODE1, MODE2) \
661 (((MODE1) == (MODE2)) || \
662 (GET_MODE_CLASS((MODE1)) == MODE_FLOAT) \
663 == (GET_MODE_CLASS((MODE2)) == MODE_FLOAT))
665 /* Specify the registers used for certain standard purposes.
666 The values of these macros are register numbers. */
668 /* DSP1600 pc isn't overloaded on a register. */
669 /* #define PC_REGNUM */
671 /* Register to use for pushing function arguments.
672 This is r3 in our case */
673 #define STACK_POINTER_REGNUM REG_R3
675 /* Base register for access to local variables of the function.
676 This is r2 in our case */
677 #define FRAME_POINTER_REGNUM REG_R2
679 /* We can debug without the frame pointer */
680 #define CAN_DEBUG_WITHOUT_FP 1
682 /* The 1610 saves the return address in this register */
683 #define RETURN_ADDRESS_REGNUM REG_PR
685 /* Base register for access to arguments of the function. */
686 #define ARG_POINTER_REGNUM FRAME_POINTER_REGNUM
688 /* Register in which static-chain is passed to a function. */
690 #define STATIC_CHAIN_REGNUM 4
692 /* Register in which address to store a structure value
693 is passed to a function. This is 'r0' in our case */
694 #define STRUCT_VALUE_REGNUM REG_R0
696 /* Define the classes of registers for register constraints in the
697 machine description. Also define ranges of constants.
699 One of the classes must always be named ALL_REGS and include all hard regs.
700 If there is more than one class, another class must be named NO_REGS
701 and contain no registers.
703 The name GENERAL_REGS must be the name of a class (or an alias for
704 another name such as ALL_REGS). This is the class of registers
705 that is allowed by "g" or "r" in a register constraint.
706 Also, registers outside this class are allocated only when
707 instructions express preferences for them.
709 The classes must be numbered in nondecreasing order; that is,
710 a larger-numbered class must never be contained completely
711 in a smaller-numbered class.
713 For any two classes, it is very desirable that there be another
714 class that represents their union. */
733 YH_OR_ACCUM_HIGH_REGS,
736 YL_OR_ACCUM_LOW_REGS,
744 PL_OR_ACCUM_LOW_REGS,
746 YL_OR_PL_OR_ACCUM_LOW_REGS,
750 ACCUM_LOW_OR_YL_OR_P_REGS,
753 NO_FRAME_Y_ADDR_REGS,
755 ACCUM_LOW_OR_Y_ADDR_REGS,
756 ACCUM_OR_Y_ADDR_REGS,
760 NON_HIGH_YBASE_ELIGIBLE_REGS,
763 J_OR_DAU_16_BIT_REGS,
765 NOHIGH_NON_ADDR_REGS,
768 NOHIGH_NON_YBASE_REGS,
769 NO_ACCUM_NON_YBASE_REGS,
772 ACCUM_LOW_OR_YBASE_REGS,
776 ACCUM_LOW_YL_PL_OR_YBASE_REGS,
778 ACCUM_Y_P_OR_YBASE_REGS,
779 Y_ADDR_OR_YBASE_REGS,
780 YBASE_OR_NOHIGH_YBASE_ELIGIBLE_REGS,
781 YBASE_OR_YBASE_ELIGIBLE_REGS,
787 /* GENERAL_REGS must be the name of a register class */
788 #define GENERAL_REGS ALL_REGS
790 #define N_REG_CLASSES (int) LIM_REG_CLASSES
792 /* Give names of register classes as strings for dump file. */
794 #define REG_CLASS_NAMES \
807 "X_OR_ACCUM_LOW_REGS", \
810 "YH_OR_ACCUM_HIGH_REGS", \
813 "YL_OR_ACCUM_LOW_REGS", \
821 "PL_OR_ACCUM_LOW_REGS", \
823 "PL_OR_YL_OR_ACCUM_LOW_REGS", \
827 "ACCUM_LOW_OR_YL_OR_P_REGS", \
829 "ACCUM_Y_OR_P_REGS", \
830 "NO_FRAME_Y_ADDR_REGS", \
832 "ACCUM_LOW_OR_Y_ADDR_REGS", \
833 "ACCUM_OR_Y_ADDR_REGS", \
834 "X_OR_Y_ADDR_REGS", \
835 "Y_OR_Y_ADDR_REGS", \
836 "P_OR_Y_ADDR_REGS", \
837 "NON_HIGH_YBASE_ELIGIBLE_REGS", \
838 "YBASE_ELIGIBLE_REGS", \
840 "J_OR_DAU_16_BIT_REGS", \
842 "NOHIGH_NON_ADDR_REGS", \
844 "SLOW_MEM_LOAD_REGS", \
845 "NOHIGH_NON_YBASE_REGS", \
846 "NO_ACCUM_NON_YBASE_REGS", \
849 "ACCUM_LOW_OR_YBASE_REGS", \
850 "ACCUM_OR_YBASE_REGS", \
853 "ACCUM_LOW_YL_PL_OR_YBASE_REGS", \
855 "ACCUM_Y_P_OR_YBASE_REGS", \
856 "Y_ADDR_OR_YBASE_REGS", \
857 "YBASE_OR_NOHIGH_YBASE_ELIGIBLE_REGS", \
858 "YBASE_OR_YBASE_ELIGIBLE_REGS", \
859 "NO_HIGH_ALL_REGS", \
863 /* Define which registers fit in which classes.
864 This is an initializer for a vector of HARD_REG_SET
865 of length N_REG_CLASSES. */
867 #define REG_CLASS_CONTENTS \
869 {0x00000000, 0x00000000}, /* no reg */ \
870 {0x00000001, 0x00000000}, /* a0h */ \
871 {0x00000002, 0x00000000}, /* a0l */ \
872 {0x00000003, 0x00000000}, /* a0h:a0l */ \
873 {0x00000004, 0x00000000}, /* a1h */ \
874 {0x00000005, 0x00000000}, /* accum high */ \
875 {0x00000008, 0x00000000}, /* a1l */ \
876 {0x0000000A, 0x00000000}, /* accum low */ \
877 {0x0000000c, 0x00000000}, /* a1h:a1l */ \
878 {0x0000000f, 0x00000000}, /* accum regs */ \
879 {0x00000010, 0x00000000}, /* x reg */ \
880 {0x0000001A, 0x00000000}, /* x & accum_low_regs */ \
881 {0x0000001f, 0x00000000}, /* x & accum regs */ \
882 {0x00000020, 0x00000000}, /* y high */ \
883 {0x00000025, 0x00000000}, /* yh, accum high */ \
884 {0x00000030, 0x00000000}, /* x & yh */ \
885 {0x00000040, 0x00000000}, /* y low */ \
886 {0x0000004A, 0x00000000}, /* y low, accum_low */ \
887 {0x00000050, 0x00000000}, /* x & yl */ \
888 {0x00000060, 0x00000000}, /* yl:yh */ \
889 {0x00000070, 0x00000000}, /* x, yh,a nd yl */ \
890 {0x0000006F, 0x00000000}, /* accum, y */ \
891 {0x00000080, 0x00000000}, /* p high */ \
892 {0x00000090, 0x00000000}, /* x & ph */ \
893 {0x00000100, 0x00000000}, /* p low */ \
894 {0x0000010A, 0x00000000}, /* p_low and accum_low */ \
895 {0x00000110, 0x00000000}, /* x & pl */ \
896 {0x0000014A, 0x00000000}, /* pl,yl,a1l,a0l */ \
897 {0x00000180, 0x00000000}, /* pl:ph */ \
898 {0x0000018F, 0x00000000}, /* accum, p */ \
899 {0x000001C0, 0x00000000}, /* pl:ph and yl */ \
900 {0x000001CA, 0x00000000}, /* pl:ph, yl, a0l, a1l */ \
901 {0x000001E0, 0x00000000}, /* y or p */ \
902 {0x000001EF, 0x00000000}, /* accum, y or p */ \
903 {0x00000E00, 0x00000000}, /* r0-r2 */ \
904 {0x00001E00, 0x00000000}, /* r0-r3 */ \
905 {0x00001E0A, 0x00000000}, /* r0-r3, accum_low */ \
906 {0x00001E0F, 0x00000000}, /* accum,r0-r3 */ \
907 {0x00001E10, 0x00000000}, /* x,r0-r3 */ \
908 {0x00001E60, 0x00000000}, /* y,r0-r3 */ \
909 {0x00001F80, 0x00000000}, /* p,r0-r3 */ \
910 {0x00001FDA, 0x00000000}, /* ph:pl, r0-r3, x,a0l,a1l */ \
911 {0x00001fff, 0x00000000}, /* accum,x,y,p,r0-r3 */ \
912 {0x00002000, 0x00000000}, /* j */ \
913 {0x00002025, 0x00000000}, /* j, yh, a1h, a0h */ \
914 {0x001E0000, 0x00000000}, /* ar0-ar3 */ \
915 {0x03FFE1DA, 0x00000000}, /* non_addr except yh,a0h,a1h */ \
916 {0x03FFE1FF, 0x00000000}, /* non_addr regs */ \
917 {0x03FFFF8F, 0x00000000}, /* non ybase except yh, yl, and x */ \
918 {0x03FFFFDA, 0x00000000}, /* non ybase regs except yh,a0h,a1h */ \
919 {0x03FFFFF0, 0x00000000}, /* non ybase except a0,a0l,a1,a1l */ \
920 {0x03FFFFFF, 0x00000000}, /* non ybase regs */ \
921 {0xFC000000, 0x03FFFFFF}, /* virt ybase regs */ \
922 {0xFC00000A, 0x03FFFFFF}, /* accum_low, virt ybase regs */ \
923 {0xFC00000F, 0x03FFFFFF}, /* accum, virt ybase regs */ \
924 {0xFC000010, 0x03FFFFFF}, /* x,virt ybase regs */ \
925 {0xFC000060, 0x03FFFFFF}, /* y,virt ybase regs */ \
926 {0xFC00014A, 0x03FFFFFF}, /* accum_low, yl, pl, ybase */ \
927 {0xFC000180, 0x03FFFFFF}, /* p,virt ybase regs */ \
928 {0xFC0001EF, 0x03FFFFFF}, /* accum,y,p,ybase regs */ \
929 {0xFC001E00, 0x03FFFFFF}, /* r0-r3, ybase regs */ \
930 {0xFC001FDA, 0x03FFFFFF}, /* r0-r3, pl:ph,yl,x,a1l,a0l */ \
931 {0xFC001FFF, 0x03FFFFFF}, /* virt ybase, ybase eligible regs */ \
932 {0xFCFFFFDA, 0x03FFFFFF}, /* all regs except yh,a0h,a1h */ \
933 {0xFFFFFFFF, 0x03FFFFFF} /* all regs */ \
937 /* The same information, inverted:
938 Return the class number of the smallest class containing
939 reg number REGNO. This could be a conditional expression
940 or could index an array. */
942 #define REGNO_REG_CLASS(REGNO) regno_reg_class(REGNO)
944 /* The class value for index registers, and the one for base regs. */
946 #define INDEX_REG_CLASS NO_REGS
947 #define BASE_REG_CLASS Y_ADDR_REGS
949 /* Get reg_class from a letter such as appears in the machine description. */
951 #define REG_CLASS_FROM_LETTER(C) \
952 dsp16xx_reg_class_from_letter(C)
954 #define SECONDARY_RELOAD_CLASS(CLASS, MODE, X) \
955 secondary_reload_class(CLASS, MODE, X)
957 /* When defined, the compiler allows registers explicitly used in the
958 rtl to be used as spill registers but prevents the compiler from
959 extending the lifetime of these registers. */
961 #define SMALL_REGISTER_CLASSES 1
963 /* Macros to check register numbers against specific register classes. */
965 /* These assume that REGNO is a hard or pseudo reg number.
966 They give nonzero only if REGNO is a hard reg of the suitable class
967 or a pseudo reg currently allocated to a suitable hard reg.
968 Since they use reg_renumber, they are safe only once reg_renumber
969 has been allocated, which happens in local-alloc.c. */
971 /* A C expression which is nonzero if register REGNO is suitable for use
972 as a base register in operand addresses. It may be either a suitable
973 hard register or a pseudo register that has been allocated such a
976 On the 1610 the Y address pointers can be used as a base registers */
977 #define REGNO_OK_FOR_BASE_P(REGNO) \
978 (((REGNO) >= REG_R0 && (REGNO) < REG_R3 + 1) || ((unsigned) reg_renumber[REGNO] >= REG_R0 \
979 && (unsigned) reg_renumber[REGNO] < REG_R3 + 1))
981 #define REGNO_OK_FOR_YBASE_P(REGNO) \
982 (((REGNO) == REG_YBASE) || ((unsigned) reg_renumber[REGNO] == REG_YBASE))
984 #define REGNO_OK_FOR_INDEX_P(REGNO) 0
986 #ifdef ALL_16_BIT_REGISTERS
987 #define IS_32_BIT_REG(REGNO) 0
989 #define IS_32_BIT_REG(REGNO) \
990 ((REGNO) == REG_A0 || (REGNO) == REG_A1 || (REGNO) == REG_Y || (REGNO) == REG_PROD)
993 /* Given an rtx X being reloaded into a reg required to be
994 in class CLASS, return the class of reg to actually use.
995 In general this is just CLASS; but on some machines
996 in some cases it is preferable to use a more restrictive class.
997 Also, we must ensure that a PLUS is reloaded either
998 into an accumulator or an address register. */
1000 #define PREFERRED_RELOAD_CLASS(X,CLASS) preferred_reload_class (X, CLASS)
1002 /* A C expression that places additional restrictions on the register
1003 class to use when it is necessary to be able to hold a value of
1004 mode MODE in a reload register for which class CLASS would
1007 Unlike `PREFERRED_RELOAD_CLASS', this macro should be used when
1008 there are certain modes that simply can't go in certain reload
1011 The value is a register class; perhaps CLASS, or perhaps another,
1014 Don't define this macro unless the target machine has limitations
1015 which require the macro to do something nontrivial. */
1018 #define LIMIT_RELOAD_CLASS(MODE, CLASS) dsp16xx_limit_reload_class (MODE, CLASS)
1021 /* A C expression for the maximum number of consecutive registers of class CLASS
1022 needed to hold a value of mode MODE */
1023 #define CLASS_MAX_NREGS(CLASS, MODE) \
1024 class_max_nregs(CLASS, MODE)
1026 /* The letters 'I' through 'P' in a register constraint string
1027 can be used to stand for particular ranges of immediate operands.
1028 This macro defines what the ranges are.
1029 C is the letter, and VALUE is a constant value.
1030 Return 1 if VALUE is in the range specified by C.
1032 For the 16xx, the following constraints are used:
1033 'I' requires a non-negative 16-bit value.
1034 'J' requires a non-negative 9-bit value
1035 'K' requires a constant 0 operand.
1036 'L' constant for use in add or sub from low 16-bits
1037 'M' 32-bit value -- low 16-bits zero
1038 'N' constant for use incrementing or decrementing an address register
1039 'O' constant for use with and'ing only high 16-bit
1040 'P' constant for use with and'ing only low 16-bit
1043 #define SMALL_INT(X) (SMALL_INTVAL (INTVAL (X)))
1044 #define SMALL_INTVAL(I) ((unsigned) (I) < 0x10000)
1045 #define SHORT_IMMEDIATE(X) (SHORT_INTVAL (INTVAL(X)))
1046 #define SHORT_INTVAL(I) ((unsigned) (I) < 0x100)
1047 #define ADD_LOW_16(I) ((I) >= 0 && (I) <= 32767)
1048 #define ADD_HIGH_16(I) (((I) & 0x0000ffff) == 0)
1049 #define AND_LOW_16(I) ((I) >= 0 && (I) <= 32767)
1050 #define AND_HIGH_16(I) (((I) & 0x0000ffff) == 0)
1052 #define CONST_OK_FOR_LETTER_P(VALUE, C) \
1053 ((C) == 'I' ? (SMALL_INTVAL(VALUE)) \
1054 : (C) == 'J' ? (SHORT_INTVAL(VALUE)) \
1055 : (C) == 'K' ? ((VALUE) == 0) \
1056 : (C) == 'L' ? ((VALUE) >= 0 && (VALUE) <= 32767) \
1057 : (C) == 'M' ? (((VALUE) & 0x0000ffff) == 0) \
1058 : (C) == 'N' ? ((VALUE) == -1 || (VALUE) == 1 \
1059 || (VALUE) == -2 || (VALUE) == 2) \
1060 : (C) == 'O' ? (((VALUE) & 0xffff0000) == 0xffff0000) \
1061 : (C) == 'P' ? (((VALUE) & 0x0000ffff) == 0xffff) \
1064 #define CONST_DOUBLE_OK_FOR_LETTER_P(VALUE, C) 1
1066 /* Optional extra constraints for this machine */
1067 #define EXTRA_CONSTRAINT(OP,C) \
1068 ((C) == 'R' ? symbolic_address_p (OP) \
1071 /* DESCRIBING STACK LAYOUT AND CALLING CONVENTIONS */
1073 /* Define this if pushing a word on the stack
1074 makes the stack pointer a smaller address. */
1075 /* #define STACK_GROWS_DOWNWARD */
1077 /* Define this if the nominal address of the stack frame
1078 is at the high-address end of the local variables;
1079 that is, each additional local variable allocated
1080 goes at a more negative offset in the frame. */
1081 /* #define FRAME_GROWS_DOWNWARD */
1083 #define ARGS_GROW_DOWNWARD
1085 /* We use post decrement on the 1600 because there isn't
1086 a pre-decrement addressing mode. This means that we
1087 assume the stack pointer always points at the next
1088 FREE location on the stack. */
1089 #define STACK_PUSH_CODE POST_INC
1091 /* Offset within stack frame to start allocating local variables at.
1092 If FRAME_GROWS_DOWNWARD, this is the offset to the END of the
1093 first local allocated. Otherwise, it is the offset to the BEGINNING
1094 of the first local allocated. */
1095 #define STARTING_FRAME_OFFSET 0
1097 /* Offset from the stack pointer register to the first
1098 location at which outgoing arguments are placed. */
1099 #define STACK_POINTER_OFFSET (0)
1101 struct dsp16xx_frame_info
1103 unsigned long total_size; /* # bytes that the entire frame takes up */
1104 unsigned long var_size; /* # bytes that variables take up */
1105 unsigned long args_size; /* # bytes that outgoing arguments take up */
1106 unsigned long extra_size; /* # bytes of extra gunk */
1107 unsigned int reg_size; /* # bytes needed to store regs */
1108 long fp_save_offset; /* offset from vfp to store registers */
1109 unsigned long sp_save_offset; /* offset from new sp to store registers */
1110 int pr_save_offset; /* offset to saved PR */
1111 int initialized; /* != 0 if frame size already calculated */
1112 int num_regs; /* number of registers saved */
1113 int function_makes_calls; /* Does the function make calls */
1116 extern struct dsp16xx_frame_info current_frame_info;
1118 #define RETURN_ADDR_OFF current_frame_info.pr_save_offset
1120 /* If we generate an insn to push BYTES bytes,
1121 this says how many the stack pointer really advances by. */
1122 /* #define PUSH_ROUNDING(BYTES) ((BYTES)) */
1124 /* If defined, the maximum amount of space required for outgoing
1125 arguments will be computed and placed into the variable
1126 'current_function_outgoing_args_size'. No space will be pushed
1127 onto the stack for each call; instead, the function prologue should
1128 increase the stack frame size by this amount.
1130 It is not proper to define both 'PUSH_ROUNDING' and
1131 'ACCUMULATE_OUTGOING_ARGS'. */
1132 #define ACCUMULATE_OUTGOING_ARGS 1
1134 /* Offset of first parameter from the argument pointer
1137 #define FIRST_PARM_OFFSET(FNDECL) (0)
1139 /* Value is 1 if returning from a function call automatically
1140 pops the arguments described by the number-of-args field in the call.
1141 FUNDECL is the declaration node of the function (as a tree),
1142 FUNTYPE is the data type of the function (as a tree),
1143 or for a library call it is an identifier node for the subroutine name. */
1145 #define RETURN_POPS_ARGS(FUNDECL,FUNTYPE,SIZE) 0
1147 /* Define how to find the value returned by a function.
1148 VALTYPE is the data type of the value (as a tree).
1149 If the precise function being called is known, FUNC is its FUNCTION_DECL;
1150 otherwise, FUNC is 0. On the 1610 all function return their values
1151 in a0 (i.e. the upper 16 bits). If the return value is 32-bits the
1152 entire register is significant. */
1154 #define VALUE_REGNO(MODE) (REG_Y)
1156 #define FUNCTION_VALUE(VALTYPE, FUNC) \
1157 gen_rtx_REG (TYPE_MODE (VALTYPE), VALUE_REGNO(TYPE_MODE(VALTYPE)))
1159 /* Define how to find the value returned by a library function
1160 assuming the value has mode MODE. */
1161 #define LIBCALL_VALUE(MODE) gen_rtx_REG (MODE, VALUE_REGNO(MODE))
1163 /* 1 if N is a possible register number for a function value. */
1164 #define FUNCTION_VALUE_REGNO_P(N) ((N) == REG_Y)
1167 /* Define where to put the arguments to a function.
1168 Value is zero to push the argument on the stack,
1169 or a hard register in which to store the argument.
1171 MODE is the argument's machine mode.
1172 TYPE is the data type of the argument (as a tree).
1173 This is null for libcalls where that information may
1175 CUM is a variable of type CUMULATIVE_ARGS which gives info about
1176 the preceding args and about the function being called.
1177 NAMED is nonzero if this argument is a named parameter
1178 (otherwise it is an extra parameter matching an ellipsis). */
1180 /* On the 1610 all args are pushed, except if -mregparm is specified
1181 then the first two words of arguments are passed in a0, a1. */
1182 #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \
1183 dsp16xx_function_arg (CUM, MODE, TYPE, NAMED)
1185 /* Define the first register to be used for argument passing */
1186 #define FIRST_REG_FOR_FUNCTION_ARG REG_Y
1188 /* Define the profitability of saving registers around calls.
1189 NOTE: For now we turn this off because of a bug in the
1190 caller-saves code and also because i'm not sure it is helpful
1193 #define CALLER_SAVE_PROFITABLE(REFS,CALLS) 0
1195 /* This indicates that an argument is to be passed with an invisible reference
1196 (i.e., a pointer to the object is passed).
1198 On the dsp16xx, we do this if it must be passed on the stack. */
1200 #define FUNCTION_ARG_PASS_BY_REFERENCE(CUM, MODE, TYPE, NAMED) \
1201 (MUST_PASS_IN_STACK (MODE, TYPE))
1203 /* For an arg passed partly in registers and partly in memory,
1204 this is the number of registers used.
1205 For args passed entirely in registers or entirely in memory, zero. */
1207 #define FUNCTION_ARG_PARTIAL_NREGS(CUM, MODE, TYPE, NAMED) (0)
1209 /* Define a data type for recording info about an argument list
1210 during the scan of that argument list. This data type should
1211 hold all necessary information about the function itself
1212 and about the args processed so far, enough to enable macros
1213 such as FUNCTION_ARG to determine where the next arg should go. */
1214 #define CUMULATIVE_ARGS int
1216 /* Initialize a variable CUM of type CUMULATIVE_ARGS
1217 for a call to a function whose data type is FNTYPE.
1218 For a library call, FNTYPE is 0. */
1219 #define INIT_CUMULATIVE_ARGS(CUM,FNTYPE,LIBNAME,INDIRECT) ((CUM) = 0)
1221 /* Update the data in CUM to advance over an argument
1222 of mode MODE and data type TYPE.
1223 (TYPE is null for libcalls where that information may not be available.) */
1225 #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
1226 dsp16xx_function_arg_advance (&CUM, MODE,TYPE, NAMED)
1228 /* 1 if N is a possible register number for function argument passing. */
1229 #define FUNCTION_ARG_REGNO_P(N) \
1230 ((N) == REG_Y || (N) == REG_YL || (N) == REG_PROD || (N) == REG_PRODL)
1232 /* Output assembler code to FILE to increment profiler label # LABELNO
1233 for profiling a function entry. */
1235 #define FUNCTION_PROFILER(FILE, LABELNO) \
1236 internal_error ("profiling not implemented yet")
1238 /* Output assembler code to FILE to initialize this source file's
1239 basic block profiling info, if that has not already been done. */
1240 #define FUNCTION_BLOCK_PROFILER(FILE, LABELNO) \
1241 internal_error ("profiling not implemented yet")
1243 /* Output assembler code to FILE to increment the entry-count for
1244 the BLOCKNO'th basic block in this source file. */
1245 #define BLOCK_PROFILER(FILE, BLOCKNO) \
1246 internal_error ("profiling not implemented yet")
1249 /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,
1250 the stack pointer does not matter. The value is tested only in
1251 functions that have frame pointers.
1252 No definition is equivalent to always zero. */
1254 #define EXIT_IGNORE_STACK (0)
1256 #define TRAMPOLINE_TEMPLATE(FILE) \
1257 internal_error ("trampolines not yet implemented");
1259 /* Length in units of the trampoline for entering a nested function.
1260 This is a dummy value */
1262 #define TRAMPOLINE_SIZE 20
1264 /* Emit RTL insns to initialize the variable parts of a trampoline.
1265 FNADDR is an RTX for the address of the function's pure code.
1266 CXT is an RTX for the static chain value for the function. */
1268 #define INITIALIZE_TRAMPOLINE(TRAMP, FNADDR, CXT) \
1269 internal_error ("trampolines not yet implemented");
1271 /* A C expression which is nonzero if a function must have and use a
1272 frame pointer. If its value is nonzero the functions will have a
1274 #define FRAME_POINTER_REQUIRED (current_function_calls_alloca)
1276 /* A C statement to store in the variable 'DEPTH' the difference
1277 between the frame pointer and the stack pointer values immediately
1278 after the function prologue. */
1279 #define INITIAL_FRAME_POINTER_OFFSET(DEPTH) \
1280 { (DEPTH) = initial_frame_pointer_offset(); \
1283 /* IMPLICIT CALLS TO LIBRARY ROUTINES */
1285 #define ADDHF3_LIBCALL "__Emulate_addhf3"
1286 #define SUBHF3_LIBCALL "__Emulate_subhf3"
1287 #define MULHF3_LIBCALL "__Emulate_mulhf3"
1288 #define DIVHF3_LIBCALL "__Emulate_divhf3"
1289 #define CMPHF3_LIBCALL "__Emulate_cmphf3"
1290 #define FIXHFHI2_LIBCALL "__Emulate_fixhfhi2"
1291 #define FLOATHIHF2_LIBCALL "__Emulate_floathihf2"
1292 #define NEGHF2_LIBCALL "__Emulate_neghf2"
1294 #define UMULHI3_LIBCALL "__Emulate_umulhi3"
1295 #define MULHI3_LIBCALL "__Emulate_mulhi3"
1296 #define UDIVQI3_LIBCALL "__Emulate_udivqi3"
1297 #define UDIVHI3_LIBCALL "__Emulate_udivhi3"
1298 #define DIVQI3_LIBCALL "__Emulate_divqi3"
1299 #define DIVHI3_LIBCALL "__Emulate_divhi3"
1300 #define MODQI3_LIBCALL "__Emulate_modqi3"
1301 #define MODHI3_LIBCALL "__Emulate_modhi3"
1302 #define UMODQI3_LIBCALL "__Emulate_umodqi3"
1303 #define UMODHI3_LIBCALL "__Emulate_umodhi3"
1304 #define ASHRHI3_LIBCALL "__Emulate_ashrhi3"
1305 #define LSHRHI3_LIBCALL "__Emulate_lshrhi3"
1306 #define ASHLHI3_LIBCALL "__Emulate_ashlhi3"
1307 #define LSHLHI3_LIBCALL "__Emulate_lshlhi3" /* NOT USED */
1309 /* Define this macro if calls to the ANSI C library functions memcpy and
1310 memset should be generated instead of the BSD function bcopy & bzero. */
1311 #define TARGET_MEM_FUNCTIONS
1314 /* ADDRESSING MODES */
1316 /* The 1610 has post-increment and decrement, but no pre-modify */
1317 #define HAVE_POST_INCREMENT 1
1318 #define HAVE_POST_DECREMENT 1
1320 /* #define HAVE_PRE_DECREMENT 0 */
1321 /* #define HAVE_PRE_INCREMENT 0 */
1323 /* Recognize any constant value that is a valid address. */
1324 #define CONSTANT_ADDRESS_P(X) CONSTANT_P (X)
1326 /* Maximum number of registers that can appear in a valid memory address. */
1327 #define MAX_REGS_PER_ADDRESS 1
1329 /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx
1330 and check its validity for a certain class.
1331 We have two alternate definitions for each of them.
1332 The usual definition accepts all pseudo regs; the other rejects
1333 them unless they have been allocated suitable hard regs.
1334 The symbol REG_OK_STRICT causes the latter definition to be used.
1336 Most source files want to accept pseudo regs in the hope that
1337 they will get allocated to the class that the insn wants them to be in.
1338 Source files for reload pass need to be strict.
1339 After reload, it makes no difference, since pseudo regs have
1340 been eliminated by then. */
1342 #ifndef REG_OK_STRICT
1344 /* Nonzero if X is a hard reg that can be used as an index
1345 or if it is a pseudo reg. */
1346 #define REG_OK_FOR_INDEX_P(X) 0
1348 /* Nonzero if X is a hard reg that can be used as a base reg
1349 or if it is a pseudo reg. */
1350 #define REG_OK_FOR_BASE_P(X) \
1351 ((REGNO (X) >= REG_R0 && REGNO (X) < REG_R3 + 1 ) \
1352 || (REGNO (X) >= FIRST_PSEUDO_REGISTER))
1354 /* Nonzero if X is the 'ybase' register */
1355 #define REG_OK_FOR_YBASE_P(X) \
1356 (REGNO(X) == REG_YBASE || (REGNO (X) >= FIRST_PSEUDO_REGISTER))
1359 /* Nonzero if X is a hard reg that can be used as an index. */
1360 #define REG_OK_FOR_INDEX_P(X) REGNO_OK_FOR_INDEX_P (REGNO (X))
1362 /* Nonzero if X is a hard reg that can be used as a base reg. */
1363 #define REG_OK_FOR_BASE_P(X) REGNO_OK_FOR_BASE_P (REGNO (X))
1365 /* Nonzero if X is the 'ybase' register */
1366 #define REG_OK_FOR_YBASE_P(X) REGNO_OK_FOR_YBASE_P (REGNO(X))
1370 /* GO_IF_LEGITIMATE_ADDRESS recognizes an RTL expression
1371 that is a valid memory address for an instruction.
1372 The MODE argument is the machine mode for the MEM expression
1373 that wants to use this address.
1375 On the 1610, the actual legitimate addresses must be N (N must fit in
1376 5 bits), *rn (register indirect), *rn++, or *rn-- */
1378 #define INT_FITS_5_BITS(I) ((unsigned long) (I) < 0x20)
1379 #define INT_FITS_16_BITS(I) ((unsigned long) (I) < 0x10000)
1380 #define YBASE_CONST_OFFSET(I) ((I) >= -31 && (I) <= 0)
1381 #define YBASE_OFFSET(X) (GET_CODE (X) == CONST_INT && YBASE_CONST_OFFSET (INTVAL(X)))
1383 #define FITS_16_BITS(X) (GET_CODE (X) == CONST_INT && INT_FITS_16_BITS(INTVAL(X)))
1384 #define FITS_5_BITS(X) (GET_CODE (X) == CONST_INT && INT_FITS_5_BITS(INTVAL(X)))
1385 #define ILLEGAL_HIMODE_ADDR(MODE, CONST) ((MODE) == HImode && CONST == -31)
1387 #define INDIRECTABLE_ADDRESS_P(X) \
1388 ((GET_CODE(X) == REG && REG_OK_FOR_BASE_P(X)) \
1389 || ((GET_CODE(X) == POST_DEC || GET_CODE(X) == POST_INC) \
1390 && REG_P(XEXP(X,0)) && REG_OK_FOR_BASE_P(XEXP(X,0))) \
1391 || (GET_CODE(X) == CONST_INT && (unsigned long) (X) < 0x20))
1394 #define INDEXABLE_ADDRESS_P(X,MODE) \
1395 ((GET_CODE(X) == PLUS && GET_CODE (XEXP (X,0)) == REG && \
1396 XEXP(X,0) == stack_pointer_rtx && YBASE_OFFSET(XEXP(X,1)) && \
1397 !ILLEGAL_HIMODE_ADDR(MODE, INTVAL(XEXP(X,1)))) || \
1398 (GET_CODE(X) == PLUS && GET_CODE (XEXP (X,1)) == REG && \
1399 XEXP(X,1) == stack_pointer_rtx && YBASE_OFFSET(XEXP(X,0)) && \
1400 !ILLEGAL_HIMODE_ADDR(MODE, INTVAL(XEXP(X,0)))))
1402 #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \
1404 if (INDIRECTABLE_ADDRESS_P(X)) \
1409 /* Try machine-dependent ways of modifying an illegitimate address
1410 to be legitimate. If we find one, return the new, valid address.
1411 This macro is used in only one place: `memory_address' in explow.c.
1413 OLDX is the address as it was before break_out_memory_refs was called.
1414 In some cases it is useful to look at this to decide what needs to be done.
1416 MODE and WIN are passed so that this macro can use
1417 GO_IF_LEGITIMATE_ADDRESS.
1419 It is always safe for this macro to do nothing. It exists to recognize
1420 opportunities to optimize the output.
1422 For the 1610, we need not do anything. However, if we don't,
1423 `memory_address' will try lots of things to get a valid address, most of
1424 which will result in dead code and extra pseudos. So we make the address
1427 This is easy: The only valid addresses are an offset from a register
1428 and we know the address isn't valid. So just call either `force_operand'
1429 or `force_reg' unless this is a (plus (reg ...) (const_int 0)). */
1431 #define LEGITIMIZE_ADDRESS(X,OLDX,MODE,WIN) \
1432 { if (GET_CODE (X) == PLUS && XEXP (X, 1) == const0_rtx) \
1434 if (GET_CODE (X) == MULT || GET_CODE (X) == PLUS) \
1435 X = force_operand (X, 0); \
1437 X = force_reg (Pmode, X); \
1441 /* Go to LABEL if ADDR (a legitimate address expression)
1442 has an effect that depends on the machine mode it is used for.
1443 On the 1610, only postdecrement and postincrement address depend thus
1444 (the amount of decrement or increment being the length of the operand). */
1446 #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR,LABEL) \
1447 if (GET_CODE (ADDR) == POST_INC || GET_CODE (ADDR) == POST_DEC) goto LABEL
1449 /* Nonzero if the constant value X is a legitimate general operand.
1450 It is given that X satisfies CONSTANT_P or is a CONST_DOUBLE. */
1451 #define LEGITIMATE_CONSTANT_P(X) (1)
1454 /* CONDITION CODE INFORMATION */
1456 /* Store in cc_status the expressions
1457 that the condition codes will describe
1458 after execution of an instruction whose pattern is EXP.
1459 Do not alter them if the instruction would not alter the cc's. */
1461 #define NOTICE_UPDATE_CC(EXP, INSN) \
1462 notice_update_cc( (EXP) )
1464 /* DESCRIBING RELATIVE COSTS OF OPERATIONS */
1466 /* Compute the cost of computing a constant rtl expression RTX
1467 whose rtx-code is CODE. The body of this macro is a portion
1468 of a switch statement. If the code is computed here,
1469 return it with a return statement. */
1470 #define CONST_COSTS(RTX,CODE,OUTER_CODE) \
1472 return (unsigned) INTVAL (RTX) < 65536 ? 0 : 2; \
1476 return COSTS_N_INSNS (1); \
1478 case CONST_DOUBLE: \
1479 return COSTS_N_INSNS (2);
1481 /* Like CONST_COSTS but applies to nonconstant RTL expressions.
1482 This can be used, for example to indicate how costly a multiply
1484 #define RTX_COSTS(X,CODE,OUTER_CODE) \
1486 return GET_MODE (X) == QImode ? COSTS_N_INSNS (2) : \
1487 COSTS_N_INSNS (4); \
1490 return COSTS_N_INSNS (38); \
1492 if (GET_MODE (X) == QImode) \
1493 return COSTS_N_INSNS (2); \
1495 return COSTS_N_INSNS (38); \
1498 if (GET_MODE_CLASS (GET_MODE (X)) == MODE_INT) \
1501 rtx_cost (XEXP (X, 0), CODE) + \
1502 rtx_cost (XEXP (X, 1), CODE)); \
1505 return COSTS_N_INSNS (38); \
1507 case AND: case IOR: case XOR: \
1509 rtx_cost (XEXP (X, 0), CODE) + \
1510 rtx_cost (XEXP (X, 1), CODE)); \
1512 case NEG: case NOT: \
1513 return COSTS_N_INSNS (1); \
1517 if (GET_CODE (XEXP (X,1)) == CONST_INT) \
1519 int number = INTVAL(XEXP (X,1)); \
1520 if (number == 1 || number == 4 || number == 8 || \
1522 return COSTS_N_INSNS (1); \
1526 return COSTS_N_INSNS (2); \
1528 return COSTS_N_INSNS (num_1600_core_shifts(number)); \
1532 return COSTS_N_INSNS (1); \
1534 return COSTS_N_INSNS (15);
1536 /* An expression giving the cost of an addressing mode that contains
1538 #define ADDRESS_COST(ADDR) dsp16xx_address_cost (ADDR)
1540 /* A c expression for the cost of moving data from a register in
1541 class FROM to one in class TO. The classes are expressed using
1542 the enumeration values such as GENERAL_REGS. A value of 2 is
1544 #define REGISTER_MOVE_COST(MODE,FROM,TO) dsp16xx_register_move_cost (FROM, TO)
1546 /* A C expression for the cost of moving data of mode MODE between
1547 a register and memory. A value of 2 is the default. */
1548 #define MEMORY_MOVE_COST(MODE,CLASS,IN) \
1549 (GET_MODE_CLASS(MODE) == MODE_INT && MODE == QImode ? 12 \
1552 /* A C expression for the cost of a branch instruction. A value of
1553 1 is the default; */
1554 #define BRANCH_COST 1
1557 /* Define this because otherwise gcc will try to put the function address
1558 in any old pseudo register. We can only use pt. */
1559 #define NO_FUNCTION_CSE
1561 /* Define this macro as a C expression which is nonzero if accessing less
1562 than a word of memory (i.e a char or short) is no faster than accessing
1563 a word of memory, i.e if such access require more than one instruction
1564 or if ther is no difference in cost between byte and (aligned) word
1566 #define SLOW_BYTE_ACCESS 1
1568 /* Define this macro if unaligned accesses have a cost many times greater than
1569 aligned accesses, for example if they are emulated in a trap handler */
1570 /* define SLOW_UNALIGNED_ACCESS(MODE, ALIGN) */
1572 /* Define this macro to inhibit strength reduction of memory addresses */
1573 /* #define DONT_REDUCE_ADDR */
1576 /* DIVIDING THE OUTPUT IN SECTIONS */
1577 /* Output before read-only data. */
1579 #define DEFAULT_TEXT_SEG_NAME ".text"
1580 #define TEXT_SECTION_ASM_OP rsect_text
1582 /* Output before constants and strings */
1583 #define DEFAULT_CONST_SEG_NAME ".const"
1584 #define READONLY_SECTION_ASM_OP rsect_const
1585 #define READONLY_DATA_SECTION const_section
1587 /* Output before writable data. */
1588 #define DEFAULT_DATA_SEG_NAME ".data"
1589 #define DATA_SECTION_ASM_OP rsect_data
1591 #define DEFAULT_BSS_SEG_NAME ".bss"
1592 #define BSS_SECTION_ASM_OP rsect_bss
1594 /* We will default to using 1610 if the user doesn't
1596 #define DEFAULT_CHIP_NAME "1610"
1598 /* A list of names for sections other than the standard ones, which are
1599 'in_text' and 'in_data' (and .bss if BSS_SECTION_ASM_OP is defined). */
1600 #define EXTRA_SECTIONS in_const
1602 #define EXTRA_SECTION_FUNCTIONS \
1603 extern void const_section PARAMS ((void)); \
1607 if (in_section != in_const) \
1609 fprintf (asm_out_file, "%s\n", READONLY_SECTION_ASM_OP); \
1610 in_section = in_const; \
1614 /* THE OVERALL FRAMEWORK OF AN ASSEMBLER FILE */
1616 /* Output at beginning of assembler file. */
1617 #define ASM_FILE_START(FILE) coff_dsp16xx_file_start (FILE)
1619 /* A C string constant describing how to begin a comment in the target
1620 assembler language. */
1621 #define ASM_COMMENT_START ""
1622 #define ASM_COMMENT_END ""
1624 /* Output to assembler file text saying following lines
1625 may contain character constants, extra white space, comments, etc. */
1626 #define ASM_APP_ON ""
1628 /* Output to assembler file text saying following lines
1629 no longer contain unusual constructs. */
1630 #define ASM_APP_OFF ""
1632 /* OUTPUT OF DATA */
1634 /* This is how we output a 'c' character string. For the 16xx
1635 assembler we have to do it one letter at a time */
1637 #define ASCII_LENGTH 10
1639 #define ASM_OUTPUT_ASCII(MYFILE, MYSTRING, MYLENGTH) \
1641 FILE *_hide_asm_out_file = (MYFILE); \
1642 const unsigned char *_hide_p = (const unsigned char *) (MYSTRING); \
1643 int _hide_thissize = (MYLENGTH); \
1645 FILE *asm_out_file = _hide_asm_out_file; \
1646 const unsigned char *p = _hide_p; \
1647 int thissize = _hide_thissize; \
1650 for (i = 0; i < thissize; i++) \
1652 register int c = p[i]; \
1654 if (i % ASCII_LENGTH == 0) \
1655 fprintf (asm_out_file, "\tint "); \
1657 if (c >= ' ' && c < 0177 && c != '\'') \
1659 putc ('\'', asm_out_file); \
1660 putc (c, asm_out_file); \
1661 putc ('\'', asm_out_file); \
1665 fprintf (asm_out_file, "%d", c); \
1666 /* After an octal-escape, if a digit follows, \
1667 terminate one string constant and start another. \
1668 The Vax assembler fails to stop reading the escape \
1669 after three digits, so this is the only way we \
1670 can get it to parse the data properly. \
1671 if (i < thissize - 1 && ISDIGIT (p[i + 1])) \
1672 fprintf (asm_out_file, "\'\n\tint \'"); \
1676 we are not at the last char (i != thissize -1) \
1677 and (we are not at a line break multiple \
1678 but i == 0) (it will be the very first time) \
1679 then put out a comma to extend. \
1681 if ((i != thissize - 1) && ((i + 1) % ASCII_LENGTH)) \
1682 fprintf(asm_out_file, ","); \
1683 if (!((i + 1) % ASCII_LENGTH)) \
1684 fprintf (asm_out_file, "\n"); \
1686 fprintf (asm_out_file, "\n"); \
1691 /* Store in OUTPUT a string (made with alloca) containing
1692 an assembler-name for a local static variable or function
1693 named NAME. LABELNO is an integer which is different for
1696 #define ASM_FORMAT_PRIVATE_NAME(OUTPUT, NAME, LABELNO) \
1698 int len = strlen (NAME); \
1699 char *temp = (char *) alloca (len + 3); \
1701 strcpy (&temp[1], (NAME)); \
1702 temp[len + 1] = '_'; \
1703 temp[len + 2] = 0; \
1704 (OUTPUT) = (char *) alloca (strlen (NAME) + 11); \
1705 ASM_GENERATE_INTERNAL_LABEL (OUTPUT, temp, LABELNO); \
1708 /* OUTPUT OF UNINITIALIZED VARIABLES */
1710 /* This says how to output an assembler line
1711 to define a global common symbol. */
1713 #define ASM_OUTPUT_COMMON(FILE, NAME, SIZE, ROUNDED) \
1714 asm_output_common (FILE, NAME, SIZE, ROUNDED);
1716 /* This says how to output an assembler line
1717 to define a local common symbol. */
1719 #define ASM_OUTPUT_LOCAL(FILE, NAME, SIZE, ROUNDED) \
1720 asm_output_local (FILE, NAME, SIZE, ROUNDED);
1722 /* OUTPUT AND GENERATION OF LABELS */
1724 /* This is how to output the definition of a user-level label named NAME,
1725 such as the label on a static function or variable NAME. */
1726 #define ASM_OUTPUT_LABEL(FILE,NAME) \
1727 do { assemble_name (FILE, NAME); fputs (":\n", FILE); } while (0)
1729 /* This is how to output a command to make the user-level label named NAME
1730 defined for reference from other files. */
1732 #define ASM_GLOBALIZE_LABEL(FILE,NAME) \
1733 do { fputs (".global ", FILE); assemble_name (FILE, NAME); fputs ("\n", FILE);} while (0)
1735 /* A C statement to output to the stdio stream any text necessary
1736 for declaring the name of an external symbol named name which
1737 is referenced in this compilation but not defined. */
1739 #define ASM_OUTPUT_EXTERNAL(FILE, DECL, NAME) \
1741 fprintf (FILE, ".extern "); \
1742 assemble_name (FILE, NAME); \
1743 fprintf (FILE, "\n"); \
1745 /* A C statement to output on stream an assembler pseudo-op to
1746 declare a library function named external. */
1748 #define ASM_OUTPUT_EXTERNAL_LIBCALL(FILE, FUN) \
1750 fprintf (FILE, ".extern "); \
1751 assemble_name (FILE, XSTR (FUN, 0)); \
1752 fprintf (FILE, "\n"); \
1755 /* The prefix to add to user-visible assembler symbols. */
1757 #define USER_LABEL_PREFIX "_"
1759 /* This is how to output an internal numbered label where
1760 PREFIX is the class of label and NUM is the number within the class. */
1761 #define ASM_OUTPUT_INTERNAL_LABEL(FILE,PREFIX,NUM) \
1762 fprintf (FILE, "%s%d:\n", PREFIX, NUM)
1764 /* This is how to store into the string LABEL
1765 the symbol_ref name of an internal numbered label where
1766 PREFIX is the class of label and NUM is the number within the class.
1767 This is suitable for output with `assemble_name'. */
1768 #define ASM_GENERATE_INTERNAL_LABEL(LABEL,PREFIX,NUM) \
1769 sprintf (LABEL, "*%s%d", PREFIX, NUM)
1772 /* OUTPUT OF ASSEMBLER INSTRUCTIONS */
1774 /* How to refer to registers in assembler output.
1775 This sequence is indexed by compiler's hard-register-number (see above). */
1777 #define REGISTER_NAMES \
1778 {"a0", "a0l", "a1", "a1l", "x", "y", "yl", "p", "pl", \
1779 "r0", "r1", "r2", "r3", "j", "k", "ybase", "pt", \
1780 "ar0", "ar1", "ar2", "ar3", \
1781 "c0", "c1", "c2", "pr", "rb", \
1782 "*(0)", "*(1)", "*(2)", "*(3)", "*(4)", "*(5)", \
1783 "*(6)", "*(7)", "*(8)", "*(9)", "*(10)", "*(11)", \
1784 "*(12)", "*(13)", "*(14)", "*(15)", "*(16)", "*(17)", \
1785 "*(18)", "*(19)", "*(20)", "*(21)", "*(22)", "*(23)", \
1786 "*(24)", "*(25)", "*(26)", "*(27)", "*(28)", "*(29)", \
1789 #define HIMODE_REGISTER_NAMES \
1790 {"a0", "a0", "a1", "a1", "x", "y", "y", "p", "p", \
1791 "r0", "r1", "r2", "r3", "j", "k", "ybase", "pt", \
1792 "ar0", "ar1", "ar2", "ar3", \
1793 "c0", "c1", "c2", "pr", "rb", \
1794 "*(0)", "*(1)", "*(2)", "*(3)", "*(4)", "*(5)", \
1795 "*(6)", "*(7)", "*(8)", "*(9)", "*(10)", "*(11)", \
1796 "*(12)", "*(13)", "*(14)", "*(15)", "*(16)", "*(17)", \
1797 "*(18)", "*(19)", "*(20)", "*(21)", "*(22)", "*(23)", \
1798 "*(24)", "*(25)", "*(26)", "*(27)", "*(28)", "*(29)", \
1801 #define PRINT_OPERAND_PUNCT_VALID_P(CODE) 0
1803 /* Print operand X (an rtx) in assembler syntax to file FILE.
1804 CODE is a letter or dot (`z' in `%z0') or 0 if no letter was specified.
1805 For `%' followed by punctuation, CODE is the punctuation and X is null.
1807 DSP1610 extensions for operand codes:
1809 %H - print lower 16 bits of constant
1810 %U - print upper 16 bits of constant
1811 %w - print low half of register (e.g 'a0l')
1812 %u - print upper half of register (e.g 'a0')
1813 %b - print high half of accumulator for F3 ALU instructions
1814 %h - print constant in decimal */
1816 #define PRINT_OPERAND(FILE, X, CODE) print_operand(FILE, X, CODE)
1819 /* Print a memory address as an operand to reference that memory location. */
1821 #define PRINT_OPERAND_ADDRESS(FILE, ADDR) print_operand_address (FILE, ADDR)
1823 /* This is how to output an insn to push a register on the stack.
1824 It need not be very fast code since it is used only for profiling */
1825 #define ASM_OUTPUT_REG_PUSH(FILE,REGNO) \
1826 internal_error ("profiling not implemented yet");
1828 /* This is how to output an insn to pop a register from the stack.
1829 It need not be very fast code since it is used only for profiling */
1830 #define ASM_OUTPUT_REG_POP(FILE,REGNO) \
1831 internal_error ("profiling not implemented yet");
1833 /* OUTPUT OF DISPATCH TABLES */
1835 /* This macro should be provided on machines where the addresses in a dispatch
1836 table are relative to the table's own address. */
1837 #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \
1838 fprintf (FILE, "\tint L%d-L%d\n", VALUE, REL)
1840 /* This macro should be provided on machines where the addresses in a dispatch
1841 table are absolute. */
1842 #define ASM_OUTPUT_ADDR_VEC_ELT(FILE, VALUE) \
1843 fprintf (FILE, "\tint L%d\n", VALUE)
1845 /* ASSEMBLER COMMANDS FOR ALIGNMENT */
1847 /* This is how to output an assembler line that says to advance
1848 the location counter to a multiple of 2**LOG bytes. We should
1849 not have to do any alignment since the 1610 is a word machine. */
1850 #define ASM_OUTPUT_ALIGN(FILE,LOG)
1852 /* Define this macro if ASM_OUTPUT_SKIP should not be used in the text section
1853 because it fails to put zero1 in the bytes that are skipped. */
1854 #define ASM_NO_SKIP_IN_TEXT 1
1856 #define ASM_OUTPUT_SKIP(FILE,SIZE) \
1857 fprintf (FILE, "\t%d * int 0\n", (SIZE))
1859 /* CONTROLLING DEBUGGING INFORMATION FORMAT */
1861 #define PREFERRED_DEBUGGING_TYPE DWARF2_DEBUG
1863 #define ASM_OUTPUT_DEF(asm_out_file, LABEL1, LABEL2) \
1865 fprintf (asm_out_file, ".alias " ); \
1866 ASM_OUTPUT_LABELREF(asm_out_file, LABEL1); \
1867 fprintf (asm_out_file, "=" ); \
1868 ASM_OUTPUT_LABELREF(asm_out_file, LABEL2); \
1869 fprintf (asm_out_file, "\n" ); \
1873 /* MISCELLANEOUS PARAMETERS */
1875 /* Specify the machine mode that this machine uses
1876 for the index in the tablejump instruction. */
1877 #define CASE_VECTOR_MODE QImode
1879 /* Define as C expression which evaluates to nonzero if the tablejump
1880 instruction expects the table to contain offsets from the address of the
1882 Do not define this if the table should contain absolute addresses. */
1883 /* #define CASE_VECTOR_PC_RELATIVE 1 */
1885 /* Max number of bytes we can move from memory to memory
1886 in one reasonably fast instruction. */
1889 /* Defining this macro causes the compiler to omit a sign-extend, zero-extend,
1890 or bitwise 'and' instruction that truncates the count of a shift operation
1891 to a width equal to the number of bits needed to represent the size of the
1892 object being shifted. Do not define this macro unless the truncation applies
1893 to both shift operations and bit-field operations (if any). */
1894 /* #define SHIFT_COUNT_TRUNCATED */
1896 /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits
1897 is done just by pretending it is already truncated. */
1898 #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1
1900 /* When a prototype says `char' or `short', really pass an `int'. */
1901 #define PROMOTE_PROTOTYPES 1
1903 /* An alias for the machine mode used for pointers */
1904 #define Pmode QImode
1906 /* A function address in a call instruction
1907 is a byte address (for indexing purposes)
1908 so give the MEM rtx a byte's mode. */
1909 #define FUNCTION_MODE QImode
1911 #if !defined(__DATE__)
1912 #define TARGET_VERSION fprintf (stderr, " (%s)", VERSION_INFO1)
1914 #define TARGET_VERSION fprintf (stderr, " (%s, %s)", VERSION_INFO1, __DATE__)
1917 #define VERSION_INFO1 "Lucent DSP16xx C Cross Compiler, version 1.3.0b"
1920 /* Define this as 1 if `char' should by default be signed; else as 0. */
1921 #define DEFAULT_SIGNED_CHAR 1
1923 /* Define this so gcc does not output a call to __main, since we
1924 are not currently supporting c++. */
1925 #define INIT_SECTION_ASM_OP 1
OSDN Git Service
